参数资料
| 型号： | AT80C31X2-SLSUM |
| 厂商： | Atmel |
| 文件页数： | 10/42页 |
| 文件大小： | 0K |
| 描述： | IC 8031 MCU ROMLESS 44PLCC |
| 标准包装： | 972 |
| 系列： | 80C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40/20MHz |
| 连通性： | UART/USART |
| 外围设备： | POR |
| 输入/输出数： | 32 |
| 程序存储器类型： | ROMless |
| RAM 容量： | 128 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页当前第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页
18
4428E–8051–02/08
AT/TS80C31X2
A low-priority interrupt can be interrupted by a high priority interrupt, but not by another low-prior-
ity interrupt. A high-priority interrupt can’t be interrupted by any other interrupt source.
If two interrupt requests of different priority levels are received simultaneously, the request of
higher priority level is serviced. If interrupt requests of the same priority level are received simul-
taneously, an internal polling sequence determines which request is serviced. Thus within each
priority level there is a second priority structure determined by the polling sequence.
Table 10-2.
IE Register -- IE - Interrupt Enable Register (A8h)
Reset Value = 0XX0 0000b
Bit addressable
7
6
5
4
3
2
1
0
EA
-
ES
ET1
EX1
ET0
EX0
Bit
Number
Bit
Mnemonic
Description
7
EA
Enable All interrupt bit
Clear to disable all interrupts.
Set to enable all interrupts.
If EA=1, each interrupt source is individually enabled or disabled by setting or clearing its
own interrupt enable bit.
6
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
5
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
4
ES
Serial port Enable bit
Clear to disable serial port interrupt.
Set to enable serial port interrupt.
3
ET1
Timer 1 overflow interrupt Enable bit
Clear to disable timer 1 overflow interrupt.
Set to enable timer 1 overflow interrupt.
2
EX1
External interrupt 1 Enable bit
Clear to disable external interrupt 1.
Set to enable external interrupt 1.
1
ET0
Timer 0 overflow interrupt Enable bit
Clear to disable timer 0 overflow interrupt.
Set to enable timer 0 overflow interrupt.
0
EX0
External interrupt 0 Enable bit
Clear to disable external interrupt 0.
Set to enable external interrupt 0.
相关PDF资料 |
PDF描述 |
|---|---|
| AT80C31X2-SLSUL | IC 8031 MCU ROMLESS 44PLCC |
| 213300-2 | CONN JACKSCREW PLUG 34 POS |
| AT80C31X2-RLTUM | IC 8031 MCU ROMLESS 44VQFP |
| AT80C31X2-RLTUL | IC 8031 MCU ROMLESS 44VQFP |
| AT80C31X2-3CSUM | IC 8031 MCU ROMLESS 40DIP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT80C31X2-SLSUV | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit CMOS Microcontroller ROMless |
| AT80C32-12 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| AT80C32-12R | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| AT80C32-16 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
| AT80C32-16R | 制造商:未知厂家 制造商全称:未知厂家 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。