- 您现在的位置：买卖IC网 > PDF目录381492 > AT80C51RB2-RLTUL (Atmel Corp.) 80C51 High Performance ROM 8-bit Microcontroller PDF资料下载
参数资料
| 型号： | AT80C51RB2-RLTUL |
| 厂商： | Atmel Corp. |
| 英文描述： | 80C51 High Performance ROM 8-bit Microcontroller |
| 中文描述： | 80C51的高性能ROM的8位微控制器 |
| 文件页数： | 9/83页 |
| 文件大小： | 672K |
| 代理商： | AT80C51RB2-RLTUL |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页
10
AT80C51RD2/AT83C51Rx2
4113B–8051–03/05
Enhanced Features
In comparison to the original 80C52, the microcontrollers implement the following new
features:
X2 option
Dual Data Pointer
Extended RAM
Programmable Counter Array (PCA)
Hardware Watchdog
4-level Interrupt Priority System
Power-off Flag
Power On Reset
ONCE mode
ALE disabling
Some enhanced features are also located in the UART and the Timer 2
X2 Feature and OSC
Clock Generation
The microcontroller core needs only 6 clock periods per machine cycle. This feature
called ”X2” provides the following advantages:
Divides frequency crystals by 2 (cheaper crystals) while keeping same CPU power.
Saves power consumption while keeping same CPU power (oscillator power
saving).
Saves power consumption by dividing dynamically the operating frequency by 2 in
operating and idle modes.
Increases CPU power by 2 while keeping same crystal frequency.
In order to keep the original C51 compatibility, a divider by 2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by software.
Description
The clock for the whole circuit and peripherals is first divided by two before being used
by the CPU core and the peripherals.
This allows any cyclic ratio to be accepted on XTAL1 input. In X2 mode, as this divider is
bypassed, the signals on XTAL1 must have a cyclic ratio between 40 to 60%.
Figure 2 shows the clock generation block diagram. X2 bit is validated on the rising edge
of the XTAL1
÷
2 to avoid glitches when switching from X2 to standard mode. Figure 3
shows the switching mode waveforms.
Figure 2.
Clock Generation Diagram
XTAL1
2
CKCON0
X2
8-bit Prescaler
F
OSC
F
XTAL
0
1
XTAL1:2
CKRL
CLK Periph
CLK CPU
Idle
相关PDF资料 |
PDF描述 |
|---|---|
| AT80C51RB2-RLTUM | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSCM | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSIL | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSIM | 80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSUL | 80C51 High Performance ROM 8-bit Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT80C51RB2-RLTUM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSCM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSIL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSIM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
| AT80C51RB2-SLSUL | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 High Performance ROM 8-bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。