- 您现在的位置：买卖IC网 > PDF目录362502 > AT83C51IC2 AT83C51RB2. AT83C51RC2. AT83C51IC2. AT80C51ID2 Errata [Updated 7/03. 4 Pages] PDF资料下载
参数资料
| 型号： | AT83C51IC2 |
| 英文描述： | AT83C51RB2. AT83C51RC2. AT83C51IC2. AT80C51ID2 Errata [Updated 7/03. 4 Pages] |
| 中文描述： | AT83C51RB2。 AT83C51RC2。 AT83C51IC2。 AT80C51ID2勘误表[更新7月3日。 4页] |
| 文件页数： | 1/4页 |
| 文件大小： | 44K |
| 代理商： | AT83C51IC2 |
1
4242A–8051–07/03
Active Errata List
During UART Reception, Clearing REN May Generate Unexpected IT
SPI Interface - Transmission on Master Mode
SPI Interface - SPI SS pin Limitation on Master/Slave
SPI - SPI Slave Responding in a Multislave Configuration When Not Selected by the
Master and its SPDAT Register Loaded
SPI - SPI Slave Not Responding When Selected and Not Loaded
ALE Disabled Toggles During Internal MOVX
Timer 2 - Baud Rate Generator - No IT When TF2 is Set by Software
Timer 2 - Baud Rate Generator - Long Start Time
SPI Slave Mode/Data Corrupted
32 kHz Oscillator for AT83C51IC2/T80C51ID2 Needs External Feed Back Resistor
RB8 Lost With JBC on SCON
C51 Core – Bad Exit of Power-down in X2 Mode
Errata History
Errata Descriptions
1.
During UART Reception, Clearing REN May Generate Unexpected IT
During UART reception, if the REN bit is cleared between a start bit detection and
the end of reception, the UART will not discard the data (RI is set).
Workaround
Test REN at the beginning of Interrupt routine just after CLR RI, and run the Inter-
rupt routine code only if REN is set.
2.
SPI Interface - Transmission on Master Mode
A 9th bit is transmitted by the interface when the clock rate is set on divide by 2
mode and a positive polarity is selected; the SPR2, SPR1, SPR0 bits are cleared
(000) and CPOL = 1 on the SPCON register.
Workaround
Set the clock rate divide by 4 and X2 mode.
3.
SPI Interface - SPI SS pin Limitation on Master/Slave
The SS pin of the SPI does not return to an I/O when a One-to-One Master/Slave
intercommunication is performed.
Workaround
No
4.
SPI - SPI Slave Responding in a Multislave Configuration When Not
Selected by the Master and its SPDAT Register Loaded
In a multislave configuration, if the master is sending the Sck and the Tx data to all
the slaves, and only one slave is selected, the non-selected slaves respond and
generate the end of the transmission interruption (SPIF) if their SPDAT registers
are loaded before the transmission.
Workaround
No
Rev
Lot Number
1st Prod.
Trouble List
A
above 00395
Nov 2001
1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11
80C51 MCUs
AT83C51RB2
AT83C51RC2
AT83C51IC2
AT80C51ID2
Errata Sheet
相关PDF资料 |
PDF描述 |
|---|---|
| AT83C154-30 | CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| AT83C154-36 | CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| AT83C154-L16 | CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| AT83C154T-12 | CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
| AT83C154T-16 | CMOS 0 to 36 MHz Single Chip 8-bit Microcontroller |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT83C51RB2 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 MCUs |
| AT83C51RB2_08 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:80C51 MCUs |
| AT83C51RB2-3CSUL | 制造商:IRF 制造商全称:International Rectifier 功能描述:High Performance 8-bit Microcontroller |
| AT83C51RB2-3CSUM | 制造商:IRF 制造商全称:International Rectifier 功能描述:High Performance 8-bit Microcontroller |
| AT83C51RB2-RLTUL | 制造商:IRF 制造商全称:International Rectifier 功能描述:High Performance 8-bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。