- 您现在的位置：买卖IC网 > PDF目录11808 > AT89C51IC2-SLRUM (Atmel)IC 8051 MCU 32K FLASH 44-PLCC PDF资料下载
参数资料
| 型号： | AT89C51IC2-SLRUM |
| 厂商： | Atmel |
| 文件页数： | 128/140页 |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU 32K FLASH 44-PLCC |
| 产品培训模块： | MCU Product Line Introduction |
| 标准包装： | 500 |
| 系列： | 89C |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 40MHz |
| 连通性： | I²C，SPI，UART/USART |
| 外围设备： | POR，PWM，WDT |
| 输入/输出数： | 34 |
| 程序存储器容量： | 32KB（32K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 1.25K x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振荡器型： | 外部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 标准包装 |
| 配用： | AT89OCD-01-ND - USB EMULATOR FOR AT8XC51 MCU |
| 其它名称： | AT89C51IC2-SLRUMDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页第95页第96页第97页第98页第99页第100页第101页第102页第103页第104页第105页第106页第107页第108页第109页第110页第111页第112页第113页第114页第115页第116页第117页第118页第119页第120页第121页第122页第123页第124页第125页第126页第127页当前第128页第129页第130页第131页第132页第133页第134页第135页第136页第137页第138页第139页第140页
88
AT89C51IC2
4301D–8051–02/08
When the slave address and the direction bit have been transmitted and an acknowl-
edgement bit has been received, the serial interrupt flag is set again and a number of
status code in SSCS are possible. There are 40h, 48h or 38h for the master mode and
also 68h, 78h or B0h if the slave mode was enabled (AA=logic 1). The appropriate
action to be taken for each of these status code is detailed in Table 69. This scheme is
repeated until a STOP condition is transmitted.
SSIE, CR2, CR1 and CR0 are not affected by the serial transfer and are referred to
Table 7 to Table 11. After a repeated START condition (state 10h) SSLC may switch to
the master transmitter mode by loading SSDAT with SLA+W.
Slave Receiver Mode
In the slave receiver mode, a number of data bytes are received from a master transmit-
ter (Figure 40). To initiate the slave receiver mode, SSADR and SSCON must be loaded
as follows:
The upper 7 bits are the address to which SSLC will respond when addressed by a mas-
ter. If the LSB (GC) is set SSLC will respond to the general call address (00h); otherwise
it ignores the general call address.
CR0, CR1 and CR2 have no effect in the slave mode. SSIE must be set to enable
SSLC. The AA bit must be set to enable the own slave address or the general call
address acknowledgement. STA, STO and SI must be cleared.
When SSADR and SSCON have been initialised, SSLC waits until it is addressed by its
own slave address followed by the data direction bit which must be at logic 0 (W) for
SSLC to operate in the slave receiver mode. After its own slave address and the W bit
have been received, the serial interrupt flag is set and a valid status code can be read
from SSCS. This status code is used to vector to an interrupt service routine.The appro-
priate action to be taken for each of these status code is detailed in Table 70. The slave
receiver mode may also be entered if arbitration is lost while SSLC is in the master
mode (states 68h and 78h).
If the AA bit is reset during a transfer, SSLC will return a not acknowledge (logic 1) to
SDA after the next received data byte. While AA is reset, SSLC does not respond to its
own slave address. However, the 2-wire bus is still monitored and address recognition
may be resume at any time by setting AA. This means that the AA bit may be used to
temporarily isolate SSLC from the 2-wire bus.
Slave Transmitter Mode
In the slave transmitter mode, a number of data bytes are transmitted to a master
receiver (Figure 41). Data transfer is initialized as in the slave receiver mode. When
SSADR and SSCON have been initialized, SSLC waits until it is addressed by its own
Table 65. SSADR: slave receiver mode initialization
A6
A5
A4
A3
A2
A1
A0
GC
own slave address
Table 66. SSCON: slave receiver mode initialization
CR2
SSIE
STA
STO
SI
AA
CR1
CR0
bit rate
1
0
1
bit rate
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B52-IX-F1 | CONVERTER MOD DC/DC 15V 75W |
| VE-B52-IW-F4 | CONVERTER MOD DC/DC 15V 100W |
| AT89C51RD2-RLRUM | IC MCU FLASH 8051 EEP 64K 44VQFP |
| VE-B52-IW-F3 | CONVERTER MOD DC/DC 15V 100W |
| MS27473T24F61PA | CONN PLUG 61POS STRAIGHT W/PINS |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT89C51IC2-SLSCM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller with 2-wire Interface |
| AT89C51IC2-SLSIL | 功能描述:IC 8051 MCU FLASH 32K 44PLCC RoHS:否 类别:集成电路 (IC) >> 嵌入式 - 微控制器， 系列:89C 标准包装:9 系列:87C 核心处理器:8051 芯体尺寸:8-位 速度:40/20MHz 连通性:UART/USART 外围设备:POR，WDT 输入/输出数:32 程序存储器容量:32KB（32K x 8） 程序存储器类型:OTP EEPROM 大小:- RAM 容量:256 x 8 电压 - 电源 (Vcc/Vdd):4.5 V ~ 5.5 V 数据转换器:- 振荡器型:内部 工作温度:0°C ~ 70°C 封装/外壳:40-DIP（0.600"，15.24mm） 包装:管件 |
| AT89C51IC2-SLSIM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-bit Flash Microcontroller with 2-wire Interface |
| AT89C51IC2-SLSUL | 功能描述:8位微控制器 -MCU C51IC2 32K FLASH I2C 32KHz 3V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89C51IC2-SLSUM | 功能描述:8位微控制器 -MCU C51IC2 32K FLASH I2C 32KHz 5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。