参数资料
| 型号： | AT89LP4052-16XI |
| 厂商： | Atmel |
| 文件页数： | 2/94页 |
| 文件大小： | 0K |
| 描述： | IC 8051 MCU FLASH 4K 20TSSOP |
| 标准包装： | 74 |
| 系列： | 89LP |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 16MHz |
| 连通性： | SPI，UART/USART |
| 外围设备： | 欠压检测/复位，POR，PWM，WDT |
| 输入/输出数： | 15 |
| 程序存储器容量： | 4KB（4K x 8） |
| 程序存储器类型： | 闪存 |
| RAM 容量： | 256 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.4 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 20-TSSOP（0.173"，4.40mm 宽） |
| 包装： | 管件 |
| 其它名称： | AT89LP4052-20XI AT89LP4052-20XI-ND |
第1页当前第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页第81页第82页第83页第84页第85页第86页第87页第88页第89页第90页第91页第92页第93页第94页
10
3547J–MICRO–10/09
AT89LP2052/LP4052
9.
Restrictions on Certain Instructions
The AT89LP2052/LP4052 is an economical and cost-effective member of Atmel's growing fam-
ily of microcontrollers. It contains 2/4K bytes of Flash program memory. It is fully compatible with
the MCS-51 architecture, and can be programmed using the MCS-51 instruction set. However,
there are a few considerations one must keep in mind when utilizing certain instructions to pro-
gram this device. All the instructions related to jumping or branching should be restricted such
that the destination address falls within the physical program memory space of the device, which
is 2K bytes for the AT89LP2052 and 4K bytes for the AT89LP4052. This should be the responsi-
bility of the software programmer. For example, LJMP 7E0H would be a valid instruction for the
AT89LP2052 (with 2K bytes of memory), whereas LJMP 900H would not.
9.1
Branching Instructions
The LCALL, LJMP, ACALL, AJMP, SJMP, and JMP @A+DPTR unconditional branching instruc-
tions will execute correctly as long as the programmer keeps in mind that the destination
branching address must fall within the physical boundaries of the program memory size (loca-
tions 000H to 7FFH for the AT89LP2052, 000H to FFFH for the AT89LP4052). Violating the
physical space limits may cause unknown program behavior. With the CJNE [...], DJNZ [...], JB,
JNB, JC, JNC, JBC, JZ, and JNZ conditional branching instructions, the same previous rule
applies. Again, violating the memory boundaries may cause erratic execution. For applications
involving interrupts, the normal interrupt service routine address locations of the 8051 family
architecture have been preserved.
9.2
MOVX-related Instructions, Data Memory
External DATA memory access is not supported in this device, nor is external PROGRAM mem-
ory execution. Therefore, no MOVX [...] instructions should be included in the program. A typical
8051 assembler will still assemble instructions, even if they are written in violation of the restric-
tions mentioned above. It is the responsibility of the user to know the physical features and
limitations of the device being used and to adjust the instructions used accordingly.
10. System Clock
The system clock is generated directly from one of two selectable clock sources. The two
sources are the on-chip crystal oscillator and external clock source. No internal clock division is
used to generate the CPU clock from the system clock.
10.1
Crystal Oscillator
When enabled, the internal inverting oscillator amplifier is connected between XTAL1 and
XTAL2 for connection to an external quartz crystal or ceramic resonator. When using the crystal
oscillator, XTAL2 should not be used to drive a board-level clock.
10.2
External Clock Source
The external clock option is selected by setting the Oscillator Bypass fuse. This disables the
amplifier and allows XTAL1 to be driven directly by the clock source. XTAL2 may be left
unconnected.
10.3
System Clock Out
When the System Clock Out fuse is enabled, P3.7 will output the system clock with no division
using the push-pull output mode. During Power-down the system clock will output as “1”.
相关PDF资料 |
PDF描述 |
|---|---|
| DSPIC33FJ64GS406-I/MR | IC MCU/DSP 64KB FLASH 64QFN |
| PIC24HJ64GP502-I/MM | IC PIC MCU FLASH 64K 28-QFN |
| AT89LP4052-16SI | IC 8051 MCU FLASH 4K 20SOIC |
| AT89LP4052-16PU | IC 8051 MCU FLASH 4K 20DIP |
| PIC18LF4420-I/ML | IC MCU FLASH 8KX16 44QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT89LP4052-16XU | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89LP4052-20PU | 功能描述:8位微控制器 -MCU SINGLE CYCLE 4K FLASH-20MHZ 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89LP4052-20SU | 功能描述:8位微控制器 -MCU SINGLE CYCLE 4K FLASH-20MHZ 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89LP4052-20XU | 功能描述:8位微控制器 -MCU SINGLE CYC 4K FLASH -20MHZ 2.4-5.5V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89LP4052W-10SU | 功能描述:8位微控制器 -MCU SINGLE CYCLE 4K ISP FLASH 2.0-3.6V RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。