- 您现在的位置：买卖IC网 > PDF目录12053 > AT89S8253-24JU (Atmel)IC MCU 12K FLASH 24MHZ 44-PLCC PDF资料下载
参数资料
| 型号： | AT89S8253-24JU |
| 厂商： | Atmel |
| 文件页数： | 17/60页 |
| 文件大小： | 0K |
| 描述： | IC MCU 12K FLASH 24MHZ 44-PLCC |
| 产品培训模块： | MCU Product Line Introduction |
| 标准包装： | 27 |
| 系列： | 89S |
| 核心处理器： | 8051 |
| 芯体尺寸： | 8-位 |
| 速度： | 24MHz |
| 连通性： | SPI，UART/USART |
| 外围设备： | POR，WDT |
| 输入/输出数： | 32 |
| 程序存储器容量： | 12KB（12K x 8） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 2K x 8 |
| RAM 容量： | 256 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 5.5 V |
| 振荡器型： | 内部 |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 44-LCC（J 形引线） |
| 包装： | 管件 |
| 产品目录页面： | 616 (CN2011-ZH PDF) |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页当前第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页
24
3286P–MICRO–3/10
AT89S8253
Figure 14-2. SPI Block Diagram
Note:
1. The Write Data Buffer is only used in enhanced SPI mode.
The SPI has two modes of operation: normal (non-buffered write) and enhanced (buffered
write). In normal mode, writing to the SPI data register (SPDR) of the master CPU starts the SPI
clock generator and the data written shifts out of the MOSI pin and into the MOSI pin of the slave
CPU. Transmission may start after an initial delay while the clock generator waits for the next full
bit slot of the specified baud rate. After shifting one byte, the SPI clock generator stops, setting
the end of transmission flag (SPIF) and transferring the received byte to the read buffer (SPDR).
If both the SPI interrupt enable bit (SPIE) and the serial port interrupt enable bit (ES) are set, an
interrupt is requested. Note that SPDR refers to either the write data buffer or the read data buf-
fer, depending on whether the access is a write or read. In normal mode, because the write
buffer is transparent (and a write access to SPDR will be directed to the shift buffer), any attempt
to write to SPDR while a transmission is in progress will result in a write collision with WCOL set.
However, the transmission will still complete normally, but the new byte will be ignored and a
new write access to SPDR will be necessary.
Enhanced mode is similar to normal mode except that the write buffer holds the next byte to be
transmitted. Writing to SPDR loads the write buffer and sets WCOL to signify that the buffer is
full and any further writes will overwrite the buffer. WCOL is cleared by hardware when the buff-
ered byte is loaded into the shift register and transmission begins. If the master SPI is currently
idle, i.e. if this is the first byte, then after loading SPDR, transmission of the byte starts and
WCOL is cleared immediately. While this byte is transmitting, the next byte may be written to
SPDR. The Load Enable flag (LDEN) in SPSR can be used to determine when transmission has
started. LDEN is asserted during the first four bit slots of a SPI transfer. The master CPU should
first check that LDEN is set and that WCOL is cleared before loading the next byte. In enhanced
mode, if WCOL is set when a transfer completes, i.e. the next byte is available, then the SPI
immediately loads the buffered byte into the shift register, resets WCOL, and continues trans-
mission without stopping and restarting the clock generator. As long as the CPU can keep the
write buffer full in this manner, multiple bytes may be transferred with minimal latency between
bytes.
OSCILLATOR
8-BIT SHIFT REGISTER
READ DATA BUFFER
PIN
CONTR
OL
LOGIC
SPI CONTROL
SPI STATUS REGISTER
SPI INTERRUPT
REQUEST
INTERNAL
DATA BUS
SELECT
SPI CLOCK (MASTER)
DIVIDER
÷4÷16÷64÷128
SPI CONTROL REGISTER
8
SPIF
WCOL
SPR1
MSTR
SPIE
CLOCK
LOGIC
CLOCK
MSB
S
M
SPE
DORD
MSTR
CPOL
CPHA
SPR1
SPR0
MSTR
SPE
DORD
LSB
S
M
S
MISO
P1.6
MOSI
P1.5
SCK
1.7
SS
P1.4
SPR0
SPE
WRITE DATA BUFFER(1)
相关PDF资料 |
PDF描述 |
|---|---|
| VE-J0F-IX-B1 | CONVERTER MOD DC/DC 72V 75W |
| VE-J0B-IX-B1 | CONVERTER MOD DC/DC 95V 75W |
| AT89S8253-24AU | IC MCU 12K FLASH 24MHZ 44-TQFP |
| VE-JTH-IX-B1 | CONVERTER MOD DC/DC 52V 75W |
| 863103-1 | CONN PLUG 1POS 10AWG TIN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT89S8253-24JU SL383 | 制造商:Atmel Corporation 功能描述:MCU 8-bit AT89 80C51 CISC 12KB Flash 3.3V/5V 44-Pin PLCC T/R |
| AT89S8253-24JU SL928 | 制造商:Atmel Corporation 功能描述:PLCC REVIS 'R' - Rail/Tube |
| AT89S8253-24JU@SL383 | 制造商:Adesto Technologies Corporation 功能描述: |
| AT89S8253-24PC | 功能描述:8位微控制器 -MCU Microcontroller RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT89S8253-24PI | 功能描述:8位微控制器 -MCU UNSAWN WAFER 20 MIL BACKGRIND - 24MHZ RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。