参数资料
| 型号： | AT90LS2343-1SC |
| 厂商： | Atmel |
| 文件页数： | 46/63页 |
| 文件大小： | 0K |
| 描述： | IC MCU 2K FLASH 1MHZ COM 8-SOIC |
| 标准包装： | 95 |
| 系列： | AVR® 90LS |
| 核心处理器： | AVR |
| 芯体尺寸： | 8-位 |
| 速度： | 1MHz |
| 连通性： | SPI |
| 外围设备： | 欠压检测/复位，POR，WDT |
| 输入/输出数： | 5 |
| 程序存储器容量： | 2KB（1K x 16） |
| 程序存储器类型： | 闪存 |
| EEPROM 大小： | 128 x 8 |
| RAM 容量： | 128 x 8 |
| 电压 - 电源 (Vcc/Vdd)： | 2.7 V ~ 6 V |
| 振荡器型： | 内部 |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 8-SOIC（0.209"，5.30mm 宽） |
| 包装： | 管件 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页当前第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页
2002 Microchip Technology Inc.
Preliminary
DS41139B-page 49
PIC16C433
8.5
A/D Operation During SLEEP
The A/D module can operate during SLEEP mode. This
requires that the A/D clock source be set to RC
(ADCS<1:0> = 11). When the RC clock source is
selected, the A/D module waits one instruction cycle
before starting the conversion. This allows the SLEEP
instruction to be executed, which eliminates all digital
switching noise from the conversion. When the conver-
sion is completed, the GO/DONE bit will be cleared,
and the result loaded into the ADRES Register. If the A/
D interrupt is enabled, the device will wake-up from
SLEEP. If the A/D interrupt is not enabled, the A/D mod-
ule will then be turned off, although the ADON bit will
remain set.
When the A/D clock source is another clock option (not
RC), a SLEEP instruction will cause the present conver-
sion to be aborted and the A/D module to be turned off,
though the ADON bit will remain set.
Turning off the A/D places the A/D module in its lowest
current consumption state.
8.6
A/D Accuracy/Error
The overall accuracy of the A/D is less than
± 1 LSb for
VDD = 5V
± 10% and the analog VREF = VDD. This over-
all accuracy includes offset error, full scale error and
integral error. The A/D converter is monotonic over the
full VDD range. The resolution and accuracy may be
less when either the analog reference (VDD) is less
than 5.0V, or when the analog reference (VREF) is less
than VDD.
The maximum pin leakage current is specified in the
Device Data Sheet electrical specification, parameter
#D060.
In systems where the device frequency is low, use of
the A/D RC clock is preferred. At moderate to high fre-
quencies, TAD should be derived from the device oscil-
lator. TAD must not violate the minimum and should be
≤ 8 s for preferred operation. This is because TAD,
when derived from TOSC, is kept away from on-chip
phase clock transitions. This reduces, to a large extent,
the effects of digital switching noise. This is not possi-
ble with the RC derived clock. The loss of accuracy due
to digital switching noise can be significant if many I/O
pins are active.
In systems where the device will enter SLEEP mode
after the start of the A/D conversion, the RC clock
source selection is required. In this mode, the digital
noise from the modules in SLEEP is stopped. This
method gives high accuracy.
8.7
Effects of a RESET
A device RESET forces all registers to their RESET
state. This forces the A/D module to be turned off, and
any conversion is aborted. The value that is in the
ADRES register is not modified for a RESET. The
ADRES register will contain unknown data after a
Power-on Reset.
8.8
Connection Considerations
If the input voltage exceeds the rail values (VSS or VDD)
by greater than 0.2V, then the accuracy of the conver-
sion is out of specification.
An external RC filter is sometimes added for anti-
aliasing of the input signal. The R component should be
selected to ensure that the total source impedance is
kept under the 10 k
recommended specification. Any
external components connected (via hi-impedance) to
an analog input pin (capacitor, zener diode, etc.) should
have very little leakage current at the pin.
8.9
Transfer Function
The ideal transfer function of the A/D converter is as
follows: the first transition occurs when the analog input
FIGURE 8-3:
A/D TRANSFER FUNCTION
Note:
For the A/D module to operate in SLEEP,
the A/D clock source must be set to RC
(ADCS<1:0> = 11). To perform an A/D
conversion in SLEEP, the GO/DONE bit
must be set, followed by the SLEEP
instruction.
Note:
For the PIC16C433, care must be taken
when using the GP4 pin in A/D conver-
sions due to its proximity to the OSC1 pin.
Digit
a
lCode
Output
FFh
FEh
04h
03h
02h
01h
00h
0.5
LSb 1LSb 2LSb 3LSb 4LSb
255
LSb
256
LSb
(full
scale)
Analog Input Voltage
相关PDF资料 |
PDF描述 |
|---|---|
| AT90LS2343-1PI | IC MCU 2K FLASH 1MHZ IND 8-DIP |
| AT90LS2343-1PC | IC MCU 2K FLASH 1MHZ COM 8-DIP |
| AT89S52-24PI | IC MCU 8K FLASH 24MHZ 40-DIP |
| DSPIC33FJ32MC202-I/SS | IC DSPIC MCU/DSP 32K 28SSOP |
| PIC18LF46J13-I/ML | IC PIC MCU 64KB FLASH 44QFN |
相关代理商/技术参数 |
参数描述 |
|---|---|
| AT90LS2343-1SI | 功能描述:8位微控制器 -MCU 2k bit RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT90LS2343-4PC | 功能描述:8位微控制器 -MCU 2k bit RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT90LS2343-4PI | 功能描述:8位微控制器 -MCU 2k bit RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| AT90LS2343-4SC | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:8-Bit Microcontroller with 2K Bytes of In-System Programmable Flash |
| AT90LS2343-4SI | 功能描述:8位微控制器 -MCU 2k bit RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
发布紧急采购，3分钟左右您将得到回复。