参数资料
型号: AT91SAM9260-EK
厂商: Atmel
文件页数: 13/45页
文件大小: 0K
描述: KIT EVAL FOR AT91SAM9260
产品培训模块: MCU Product Line Introduction
标准包装: 1
系列: AT91SAM 智能 ARM
类型: MCU
适用于相关产品: AT91SAM9260
所含物品: 评估板、并行缆线和光盘
相关产品: AT91SAM9260B-CU-999-ND - IC MCU ARM9 217LFBGA
AT91SAM9260B-QU-ND - IC ARM9 MCU 208-PQFP
AT91SAM9260B-CU-ND - IC ARM9 MCU 217-LFBGA
20
SAM9260 [SUMMARY]
6221LS–ATARM–15-Oct-12
A first level of address decoding is performed by the Bus Matrix, i.e., the implementation of the Advanced High
Performance Bus (AHB) for its Master and Slave interfaces with additional features.
Decoding breaks up the 4G bytes of address space into 16 banks of 256 Mbytes. The banks 1 to 7 are directed to the EBI
that associates these banks to the external chip selects EBI_NCS0 to EBI_NCS7. Bank 0 is reserved for the addressing
of the internal memories, and a second level of decoding provides 1 Mbyte of internal memory area. Bank 15 is reserved
for the peripherals and provides access to the Advanced Peripheral Bus (APB).
Other areas are unused and performing an access within them provides an abort to the master requesting such an
access.
Each Master has its own bus and its own decoder, thus allowing a different memory mapping per Master. However, in
order to simplify the mappings, all the masters have a similar address decoding.
Regarding Master 0 and Master 1 (ARM926 Instruction and Data), three different Slaves are assigned to the memory
space decoded at address 0x0: one for internal boot, one for external boot, one after remap. Refer to Table 8-1, “Internal
A complete memory map is presented in Figure 8-1 on page 19.
8.1
Embedded Memories
32 KB ROM
Single Cycle Access at full matrix speed
Two 4 KB Fast SRAM
Single Cycle Access at full matrix speed
8.1.1
Boot Strategies
Table 8-1 summarizes the Internal Memory Mapping for each Master, depending on the Remap status and the BMS
state at reset.
The system always boots at address 0x0. To ensure a maximum number of possibilities for boot, the memory layout can
be configured with two parameters.
REMAP allows the user to lay out the first internal SRAM bank to 0x0 to ease development. This is done by software
once the system has booted. Refer to the Bus Matrix Section for more details.
When REMAP = 0, BMS allows the user to lay out to 0x0, at his convenience, the ROM or an external memory. This is
done via hardware at reset.
Note:
Memory blocks not affected by these parameters can always be seen at their specified base addresses. See the
complete memory map presented in Figure 8-1 on page 19.
The SAM9260 matrix manages a boot memory that depends on the level on the BMS pin at reset. The internal memory
area mapped between address 0x0 and 0x000F FFFF is reserved for this purpose.
If BMS is detected at 1, the boot memory is the embedded ROM.
If BMS is detected at 0, the boot memory is the memory connected on the Chip Select 0 of the External Bus Interface.
8.1.1.1 BMS = 1, Boot on Embedded ROM
The system boots using the Boot Program.
Boot on slow clock (On-chip RC or 32,768 Hz)
Auto baudrate detection
Table 8-1.
Internal Memory Mapping
Address
REMAP = 0
REMAP = 1
BMS = 1
BMS = 0
0x0000 0000
ROM
EBI_NCS0
SRAM0 4K
相关PDF资料
PDF描述
1331-271K INDUCTOR SHIELDED 0.27UH SMD
1331-222K INDUCTOR SHIELDED 2.20UH SMD
1331-221K INDUCTOR SHIELDED 0.22UH SMD
1331-182K INDUCTOR SHIELDED 1.80UH SMD
1331-181K INDUCTOR SHIELDED 0.18UH SMD
相关代理商/技术参数
参数描述
AT91SAM9260-QU 功能描述:ARM微控制器 - MCU 2x4kB SRAM 180MHz - PWM RoHS:否 制造商:STMicroelectronics 核心:ARM Cortex M4F 处理器系列:STM32F373xx 数据总线宽度:32 bit 最大时钟频率:72 MHz 程序存储器大小:256 KB 数据 RAM 大小:32 KB 片上 ADC:Yes 工作电源电压:1.65 V to 3.6 V, 2 V to 3.6 V, 2.2 V to 3.6 V 工作温度范围:- 40 C to + 85 C 封装 / 箱体:LQFP-48 安装风格:SMD/SMT
AT91SAM9261 制造商:Atmel Corporation 功能描述:ARM9 PROCESSOR W/LCD CONTROLLER - Bulk
AT91SAM9261_08 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:AT91 ARM Thumb-based Microcontrollers
AT91SAM9261_09 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:AT91 ARM Thumb-based Microcontrollers
AT91SAM9261_0903 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:AT91 ARM Thumb-based Microcontrollers