- 您现在的位置：买卖IC网 > PDF目录19663 > ATF1500A-10JC (Atmel)IC CPLD 32 MACROCELL 10NS 44PLCC PDF资料下载
参数资料
| 型号： | ATF1500A-10JC |
| 厂商： | Atmel |
| 文件页数： | 14/19页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 32 MACROCELL 10NS 44PLCC |
| 标准包装： | 27 |
| 系列： | ATF15xx |
| 可编程类型： | 系统内可编程（最少 100 次编程/擦除循环） |
| 最大延迟时间 tpd(1)： | 10.0ns |
| 电压电源 - 内部： | 4.75 V ~ 5.25 V |
| 宏单元数： | 32 |
| 输入/输出数： | 32 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC |
| 包装： | 管件 |
ATF1500A(L)
4
ATF1500A(L) Macrocell
ATF1500A Macrocell
The ATF1500A macrocell is flexible enough to support
highly-complex logic functions operating at high speed. The
macrocell consists of five sections: product terms and prod-
uct term select multiplexer, OR/XOR/CASCADE logic, a
flip-flop, output select and enable, and logic array inputs.
Product Terms and Select Mux
Each ATF1500A macrocell has five product terms. Each
product term receives as its inputs all signals from both the
global bus and regional bus.
The product term select multiplexer (PTMUX) allocates the
five product terms as needed to the macrocell logic gates
and control signals. The PTMUX programming is deter-
mined by the design compiler that selects the optimum
macrocell configuration.
OR/XOR/CASCADE Logic
The ATF1500A macrocell’s OR/XOR/CASCADE logic
structure is designed to efficiently support all types of logic.
Within a single macrocell, all the product terms can be
routed to the OR gate, creating a five input AND/OR sum
term. With the addition of the CASIN from neighboring
macrocells, this can be expanded to as many as 40 product
terms with little small additional delay.
The macrocell’s XOR gate allows efficient implementation
of compare and arithmetic functions. One input to the XOR
comes from the OR sum term. The other XOR input can be
a product term or a fixed high or low level. For combinato-
rial outputs, the fixed level input allows output polarity
selection. For registered functions, the fixed levels allow De
Morgan minimization of the product terms. The XOR gate is
also used to emulate T-type flip-flops.
Flip-flop
The ATF1500A’s flip-flop has very flexible data and control
functions. The data input can come from either the XOR
gate or from a separate product term. Selecting the sepa-
rate product term allows creation of a buried registered
feedback within a combinatorial output macrocell.
相关PDF资料 |
PDF描述 |
|---|---|
| SWS15012 | PWR SUP 12V 12.5A SNG OUTPUT |
| EBM24DRUH | CONN EDGECARD 48POS DIP .156 SLD |
| TNY266G-TL | IC OFFLINE SWIT OTP OCP HV 8SMD |
| VE-21Z-CY-F3 | CONVERTER MOD DC/DC 2V 20W |
| SWS15015 | PWR SUP 15V 10A SNG OUTPUT |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATF1500A-10JI | 功能描述:CPLD - 复杂可编程逻辑器件 1502 Gate RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ATF1500A-10JU | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD 32 MACROCELL CMPTBLE w/F1500 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ATF1500A-12AC | 功能描述:IC CPLD 12NS 44TQFP RoHS:否 类别:集成电路 (IC) >> 嵌入式 - CPLD（复杂可编程逻辑器件） 系列:ATF15xx 标准包装:40 系列:ispMACH® 4000C 可编程类型:系统内可编程 最大延迟时间 tpd(1):5.0ns 电压电源 - 内部:1.65 V ~ 1.95 V 逻辑元件/逻辑块数目:32 宏单元数:512 门数:- 输入/输出数:128 工作温度:-40°C ~ 105°C 安装类型:表面贴装 封装/外壳:176-LQFP 供应商设备封装:176-TQFP（24x24） 包装:托盘 |
| ATF1500A-12AI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:Highperformance EPLD |
| ATF1500A-12JC | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD 32 MACROCELL CMPTBLE w/F1500 5V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
发布紧急采购，3分钟左右您将得到回复。