- 您现在的位置：买卖IC网 > PDF目录19651 > ATF1502ASV-20AC44 (Atmel)IC CPLD 20NS 3.3V 44TQFP PDF资料下载
参数资料
| 型号： | ATF1502ASV-20AC44 |
| 厂商： | Atmel |
| 文件页数： | 24/25页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 20NS 3.3V 44TQFP |
| 标准包装： | 160 |
| 系列： | ATF15xx |
| 可编程类型： | 系统内可编程（最少 10,000 次编程/擦除循环） |
| 最大延迟时间 tpd(1)： | 20.0ns |
| 电压电源 - 内部： | 3 V ~ 3.6 V |
| 宏单元数： | 32 |
| 输入/输出数： | 32 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-TQFP |
| 供应商设备封装： | 44-TQFP（10x10） |
| 包装： | 托盘 |
| 产品目录页面： | 608 (CN2011-ZH PDF) |
| 配用： | ATF15XX-DK3-ND - KIT DEV FOR ATF15XX CPLD'S |
| 其它名称： | ATF1502ASV20AC44 |
8
1615J–PLD–01/06
ATF1502ASV
Atmel provides ISP hardware and software to allow programming of the ATF1502ASV via the
PC. ISP is performed by using either a download cable, a comparable board tester or a simple
microprocessor interface.
When using the ISP hardware or software to program the ATF1502ASV devices, four I/O pins
must be reserved for the JTAG interface. However, the logic features that the macrocells have
associated with these I/O pins are still available to the design for burned logic functions.
To facilitate ISP programming by the Automated Test Equipment (ATE) vendors. Serial Vector
Format (SVF) files can be created by Atmel-provided software utilities.
ATF1502ASV devices can also be programmed using standard third-party programmers. With a
third-party programmer, the JTAG ISP port can be disabled, thereby allowing four additional I/O
pins to be used for logic.
Contact your local Atmel representatives or Atmel PLD applications for details.
6.1
ISP Programming Protection
The ATF1502ASV has a special feature that locks the device and prevents the inputs and I/O
from driving if the programming process is interrupted for any reason. The inputs and I/O default
to high-Z state during such a condition. In addition, the pin-keeper option preserves the previous
state of the input and I/O PMS during programming.
All ATF1502ASV devices are initially shipped in the erased state, thereby making them ready to
use for ISP.
Note:
For more information refer to the “Designing for In-System Programmability with Atmel CPLDs”
application note.
7.
JTAG-BST/ISP Overview
The JTAG boundary-scan testing is controlled by the Test Access Port (TAP) controller in the
ATF1502ASV. The boundary-scan technique involves the inclusion of a shift-register stage
(contained in a boundary-scan cell) adjacent to each component so that signals at component
boundaries can be controlled and observed using scan testing methods. Each input pin and I/O
pin has its own boundary-scan cell (BSC) to support boundary-scan testing. The ATF1502ASV
does not include a Test Reset (TRST) input pin because the TAP controller is automatically
reset at power-up. The five JTAG modes supported include: SAMPLE/PRELOAD, EXTEST,
BYPASS, IDCODE and HIGHZ. The ATF1502ASV’s ISP can be fully described using JTAG’s
BSDL as described in IEEE Standard 1149.1b. This allows ATF1502ASV programming to be
described and implemented using any one of the third-party development tools supporting this
standard.
The ATF1502ASV has the option of using four JTAG-standard I/O pins for boundary-scan test-
ing (BST) and in-system programming (ISP) purposes. The ATF1502ASV is programmable
through the four JTAG pins using the IEEE standard JTAG programming protocol established by
IEEE Standard 1149.1 using 5V TTL-level programming signals from the ISP interface for in-
system programming. The JTAG feature is a programmable option. If JTAG (BST or ISP) is not
needed, then the four JTAG control pins are available as I/O pins.
7.1
JTAG Boundary-scan Cell (BSC) Testing
The ATF1502ASV contains up to 32 I/O pins and four input pins, depending on the device type
and package type selected. Each input pin and I/O pin has its own boundary-scan cell (BSC) in
相关PDF资料 |
PDF描述 |
|---|---|
| LC4384V-5T176I | IC PLD 384MC 128I/O 5NS 176TQFP |
| TAJT685M020RNJ | CAP TANT 6.8UF 20V 20% 1210 |
| MIC5235-5.0BM5 TR | IC REG LDO 5V .15A SOT23-5 |
| PQ05RA1 | IC REG LDO 5V 1A TO-220 |
| 172-E37-203R021 | CONN DB37 FEMALE SLD CUP NKL |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATF1502ASV-20AI44 | 功能描述:CPLD - 复杂可编程逻辑器件 CPLD 32 MACROCELL ISP STD PWR 3.3V RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ATF1502ASV-20JC44 | 功能描述:CPLD - 复杂可编程逻辑器件 ASICS RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ATF1502ASV-20JI44 | 功能描述:CPLD - 复杂可编程逻辑器件 ASICS RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100 |
| ATF1502ASVL-30AC44 | 功能描述:IC CPLD 32 MC 30NS EE 44TQFP 制造商:microchip technology 系列:ATF15xx 包装:托盘 零件状态:停產 可编程类型:系统内可编程（最少 10，000 次编程/擦除循环） 延迟时间 tpd（1）最大值:30.0ns 电源电压 - 内部:3 V ~ 3.6 V 宏单元数:32 I/O 数:32 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:44-TQFP 供应商器件封装:44-TQFP（10x10） 基本零件编号:ATF1502 标准包装:154 |
| ATF1502ASVL-30JC44 | 功能描述:IC CPLD 32 MC 30NS EE 44PLCC 制造商:microchip technology 系列:ATF15xx 包装:托盘 零件状态:停產 可编程类型:系统内可编程（最少 10，000 次编程/擦除循环） 延迟时间 tpd（1）最大值:30.0ns 电源电压 - 内部:3 V ~ 3.6 V 宏单元数:32 I/O 数:32 工作温度:0°C ~ 70°C 安装类型:表面贴装 封装/外壳:44-LCC（J 形引线） 供应商器件封装:44-PLCC（16.59x16.59） 基本零件编号:ATF1502 标准包装:27 |
发布紧急采购，3分钟左右您将得到回复。