参数资料
| 型号： | ATF22V10C-10JC |
| 厂商： | Atmel |
| 文件页数： | 20/22页 |
| 文件大小： | 0K |
| 描述： | IC PLD 10CELL 10NS 28PLCC |
| 标准包装： | 38 |
| 系列： | 22V10 |
| 可编程类型： | EE PLD |
| 宏单元数： | 10 |
| 输入电压： | 5V |
| 速度： | 10ns |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 28-LCC（J 形引线） |
| 供应商设备封装： | 28-PLCC（11.51x11.51） |
| 包装： | 管件 |
7
0735U–PLD–7/10
Atmel ATF22V10C(Q)
4.7
Power-up Reset
The registers in the Atmel ATF22V10Cs are designed to reset during power-up. At a point delayed slightly from
V
CC crossing VRST, all registers will be reset to the low state. The output state will depend on the polarity of the
output buffer.
This feature is critical for state machine initialization. However, due to the asynchronous nature of reset and the
uncertainty of how V
CC actually rises in the system, the following conditions are required:
1.
The V
CC rise must be monotonic, and starts below 0.7V
2.
After reset occurs, all input and feedback setup times must be met before driving the clock pin high
3.
The clock must remain stable during t
PR
Figure 4-1.
Power-up Reset Timing
4.8
Preload of Registered Outputs
The ATF22V10C registers are provided with circuitry to allow loading of each register with either a high or a low.
This feature will simplify testing since any state can be forced into the registers to control test sequencing. A
JEDEC file with preload is generated when a source file with vectors is compiled. Once downloaded, the JEDEC
file preload sequence will be done automatically by most of the approved programmers after the programming.
5.
Electronic Signature Word
There are 64-bits of programmable memory that are always available to the user, even if the device is secured.
These bits can be used for user-specific data.
6.
Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF22V10C fuse patterns. Once programmed,
fuse verify and preload are inhibited. However, the 64-bit User Signature remains accessible.
The security fuse should be programmed last, as its effect is immediate.
7.
Programming/Erasing
Programming/erasing is performed using standard PLD programmers. See “CMOS PLD Programming Hardware
and Software Support” for information on software/programming.
Table 7-1.
Programming/Erasing
C
LOCK
VRST
POWER
REGISTERED
OUTPUTS
tS
t PR
t W
Parameter
Description
Typ
Max
Units
t
PR
Power-up Reset Time
600
1,000
ns
V
RST
Power-up Reset Voltage
3.8
4.5
V
相关PDF资料 |
PDF描述 |
|---|---|
| ASC50DRAH-S734 | CONN EDGECARD 100PS .100 R/A PCB |
| ACB75DHAS | CONN EDGECARD 150PS R/A .050 DIP |
| IDT71421SA20PF8 | IC SRAM 16KBIT 20NS 64TQFP |
| EEC60DTEF | CONN EDGECARD 120POS .100 EYELET |
| HSC60DRAI-S734 | CONN EDGECARD 120PS .100 R/A PCB |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATF22V10C-10JI | 功能描述:SPLD - 简单可编程逻辑器件 500 Gate High Speed RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| ATF22V10C-10JU | 功能描述:SPLD - 简单可编程逻辑器件 500 GATE SPLD 5V 500 GATE SPLD 5V RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| ATF22V10C-10NM/883 | 功能描述:SPLD - 简单可编程逻辑器件 EEPLD 500 GATE STD PWR 5V 10NS RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| ATF22V10C-10PC | 功能描述:SPLD - 简单可编程逻辑器件 500 GATE SPLD 5V 10NS RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
| ATF22V10C-10PI | 功能描述:SPLD - 简单可编程逻辑器件 500 Gate High Speed RoHS:否 制造商:Texas Instruments 逻辑系列:TICPAL22V10Z 大电池数量:10 最大工作频率:66 MHz 延迟时间:25 ns 工作电源电压:4.75 V to 5.25 V 电源电流:100 uA 最大工作温度:+ 75 C 最小工作温度:0 C 安装风格:Through Hole 封装 / 箱体:DIP-24 |
发布紧急采购，3分钟左右您将得到回复。