参数资料
型号: ATF2500CQ-25JC
厂商: ATMEL CORP
元件分类: PLD
英文描述: EE PLD, 25 ns, PQCC44
封装: PLASTIC, MS-018AC, LCC-44
文件页数: 12/34页
文件大小: 700K
代理商: ATF2500CQ-25JC
2
ATF2500C Family
0777F–08/01
The ATF2500C is organized around a single universal array. All pins and feedback terms are
always available to every macrocell. Each of the 38 logic pins are array inputs, as are the out-
puts of each flip-flop.
In the ATF2500C, four product terms are input to each sum term. Furthermore, each macro-
cell’s three sum terms can be combined to provide up to 12 product terms per sum term with
no performance penalty. Each flip-flop is individually selectable to be either D- or T-type, pro-
viding further logic compaction. Also, 24 of the flip-flops may be bypassed to provide internal
combinatorial feedback to the logic array.
Product terms provide individual clocks and asynchronous resets for each flip-flop. The flip-
flops may also be individually configured to have direct input pin clocking. Each output has its
own enable product term. Eight synchronous preset product terms serve local groups of either
four or eight flip-flops. Register preload functions are provided to simplify testing. All registers
automatically reset upon power-up.
The Atmel-unique “L” low-power feature is an edge-sensing option that is now field program-
mable for the ATF2500C family. The “L” feature utilizes Atmel-patented Input Transition
Detection (ITD) circuitry and is activated by selecting the “L” option from the program menu.
Using the
ATF2500C
Family’s Many
Advanced
Features
The ATF2500Cs advanced flexibility packs more usable gates into 44 leads than other PLDs.
Some of the ATF2500Cs key features are:
Fully Connected Logic Array Each array input is always available to every product term.
This makes logic placement a breeze.
Selectable D- and T-Type Registers – Each ATF2500C flip-flop can be individually
configured as either D- or T-type. Using the T-type configuration, JK and SR flip-flops are
also easily created. These options allow more efficient product term usage.
Buried Combinatorial Feedback – Each macrocell’s Q2 register may be bypassed to
feed its input (D/T2) directly back to the logic array. This provides further logic expansion
capability without using precious pin resources.
Selectable Synchronous/Asynchronous Clocking – Each of the ATF2500Cs flip-flops
has a dedicated clock product term. This removes the constraint that all registers use the
same clock. Buried state machines, counters and registers can all coexist in one device
while running on separate clocks. Individual flip-flop clock source selection further allows
mixing higher performance pin clocking and flexible product term clocking within one
design.
A Total of 48 Registers – The ATF2500C provides two flip-flops per macrocell – a total of
48. Each register has its own clock and reset terms, as well as its own sum term.
Independent I/O Pin and Feedback Paths – Each I/O pin on the ATF2500C has a
dedicated input path. Each of the 48 registers has its own feedback term into the array as
well. These features, combined with individual product terms for each I/O’s output enable,
facilitate true bi-directional I/O design.
Combinable Sum Terms – Each output macrocell’s three sum terms may be combined
into a single term. This provides a fan in of up to 12 product terms per sum term with no
speed penalty.
相关PDF资料
PDF描述
ATF2500CQ-25JI EE PLD, 25 ns, PQCC44
ATF2500CQ-25KM/883 EE PLD, 25 ns, CQCC44
ATF2500CQ-25NM/883 EE PLD, 25 ns, CQCC44
ATF2500CQ-25PC EE PLD, 25 ns, PDIP40
ATF2500CQ-25PI EE PLD, 25 ns, PDIP40
相关代理商/技术参数
参数描述
ATF25100 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | CHIP
ATF25170 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR
ATF-25170 制造商:AGILENT 制造商全称:AGILENT 功能描述:0.5-10 GHz Low Noise Gallium Arsenide FET
ATF25570 制造商:未知厂家 制造商全称:未知厂家 功能描述:TRANSISTOR | JFET | N-CHANNEL | 50MA I(DSS) | MICRO-XVAR
ATF-25570 制造商:AGILENT 制造商全称:AGILENT 功能描述:0.5-10 GHz General Purpose Gallium Arsenide FET