参数资料
型号: ATF750LVC-15JI
厂商: Atmel
文件页数: 2/19页
文件大小: 0K
描述: IC CPLD 15NS LOW VOLT 28PLCC
标准包装: 38
系列: ATF750LVC
可编程类型: 系统内可编程(最少 1K 次编程/擦除循环)
最大延迟时间 tpd(1): 15.0ns
电压电源 - 内部: 3 V ~ 5.5 V
宏单元数: 10
输入/输出数: 10
工作温度: -40°C ~ 85°C
安装类型: 表面贴装
封装/外壳: 28-LCC(J 形引线)
供应商设备封装: 28-PLCC(11.51x11.51)
包装: 管件
其它名称: ATF750LVC15JI
10
1447F–PLD–11/08
ATF750LVC
20. Using the ATF750LVC’s Many Advanced Features
The ATF750LVC’s advanced flexibility packs more usable gates into 24-pins than any other
logic device. The ATF750LVCs start with the popular 22V10 architecture, and add several
enhanced features:
Selectable D- and T-type Registers
Each ATF750LVC flip-flop can be individually configured as either D- or T-type. Using the
T-type configuration, JK and SR flip-flops are also easily created. These options allow more
efficient product term usage.
Selectable Asynchronous Clocks
Each of the ATF750LVC’s flip-flops may be clocked by its own clock product term or
directly from Pin 1 (SMD Lead 2). This removes the constraint that all registers must use
the same clock. Buried state machines, counters and registers can all coexist in one device
while running on separate clocks. Individual flip-flop clock source selection further allows
mixing higher performance pin clocking and flexible product term clocking within one
design.
A Full Bank of Ten More Registers
The ATF750LVC provides two flip-flops per output logic cell for a total of 20. Each register
has its own sum term, its own reset term and its own clock term.
Independent I/O Pin and Feedback Paths
Each I/O pin on the ATF750LVC has a dedicated input path. Each of the 20 registers has
its own feedback terms into the array as well. This feature, combined with individual
product terms for each I/O’s output enable, facilitates true bi-directional I/O design.
21. Synchronous Preset and Asynchronous Reset
One synchronous preset line is provided for all 20 registers in the ATF750LVC. The appropri-
ate input signals to cause the internal clocks to go to a high state must be received during a
synchronous preset. Appropriate setup and hold times must be met, as shown in the switching
waveform diagram.
An individual asynchronous reset line is provided for each of the 20 flip-flops. Both master and
slave halves of the flip-flops are reset when the input signals received force the internal resets
high.
22. Security Fuse Usage
A single fuse is provided to prevent unauthorized copying of the ATF750LVC fuse patterns.
Once the security fuse is programmed, all fuses will appear programmed during verify.
The security fuse should be programmed last, as its effect is immediate.
相关PDF资料
PDF描述
AZ13DP-8 BATT COIN ZINC AIR 1.4V 8PK 13
DRA74-101-R INDUCTOR HI TEMP 100UH .822A SMD
VE-BTW-CY-F3 CONVERTER MOD DC/DC 5.5V 50W
GBM06DSUS CONN EDGECARD 12POS DIP .156 SLD
HBM08DRTH-S13 CONN EDGECARD 16POS .156 EXTEND
相关代理商/技术参数
参数描述
ATF750LVC-15JU 功能描述:CPLD - 复杂可编程逻辑器件 750 GATE LOW POWER - 15NS RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF750LVC-15PC 功能描述:CPLD - 复杂可编程逻辑器件 750 GATE LOW POWER - 15NS 24 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF750LVC-15PI 功能描述:CPLD - 复杂可编程逻辑器件 750 GATE LOW POWER - 15NS 24 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF750LVC-15PU 功能描述:CPLD - 复杂可编程逻辑器件 750 GATE LOW POWER - 15NS RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100
ATF750LVC-15SC 功能描述:CPLD - 复杂可编程逻辑器件 750 GATE LOW POWER - 15NS 24 RoHS:否 制造商:Lattice 系列: 存储类型:EEPROM 大电池数量:128 最大工作频率:333 MHz 延迟时间:2.7 ns 可编程输入/输出端数量:64 工作电源电压:3.3 V 最大工作温度:+ 90 C 最小工作温度:0 C 封装 / 箱体:TQFP-100