- 您现在的位置：买卖IC网 > PDF目录379698 > ATT3042-50T68I (Electronic Theatre Controls, Inc.) Field-Programmable Gate Arrays PDF资料下载
参数资料
| 型号： | ATT3042-50T68I |
| 厂商： | Electronic Theatre Controls, Inc. |
| 元件分类： | FPGA |
| 英文描述： | Field-Programmable Gate Arrays |
| 中文描述： | 现场可编程门阵列 |
| 文件页数： | 20/80页 |
| 文件大小： | 528K |
| 代理商： | ATT3042-50T68I |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页当前第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页第69页第70页第71页第72页第73页第74页第75页第76页第77页第78页第79页第80页
Data Sheet
February 1997
ATT3000 Series Field-Programmable Gate Arrays
20
Lucent Technologies Inc.
Configuration
(continued)
Note: The length count produced by the bit stream generation program = [(40-bit preamble + sum of program data + 1 per daisy-chain device)
rounded up to a multiple of 8] – (2
≤
K
≤
4), where K is a function of DONE and
RESET
timing selected. An additional 8 is added if the
roundup increment is less than K. K additional clocks are needed to complete start-up after length count is reached.
* The configuration data consists of a composite 40-bit preamble/length count, followed by one or more concatenated FPGA programs,
separated by 4-bit postambles. An additional final postamble bit is added for each slave device, and the result rounded up to byte boundary.
The length count is two less than the number of resulting bits. Timing of the assertion of DONE and termination of the internal RESET may
each be programmed to occur one cycle before or after the I/O outputs become active.
Figure 20. FPGA Configuration and Start-Up
Table 3. ATT3000 Device Configuration Data
Device
ATT3020
ATT3030
ATT3042
ATT3064
ATT3090
Gates
CLBs
(row x column)
IOBs
Flip-flops
Bits-per-frame
(with 1 start/3 stop)
Frames
Program Data =
Bits
*
Frames + 4
(excludes header)
PROM Size (bits) =
Program Data
+ 40-bit Headers
1500
64
(8 x 8)
64
256
75
2000
100
(10 x 10)
80
360
92
3000
144
(12 x 12)
96
480
108
4500
224
(16 x 14)
120
688
140
6000
320
(20 x 16)
144
928
172
197
14779
241
22176
285
30784
329
46064
373
64160
14819
22216
30824
46104
64200
PREAMBLE
LENGTH COUNT
12
24
75
STOP
DATA FRAME
START
START
4
3
LAST FRAME
4
POSTAMBLE
3
STOP
LENGTH COUNT*
WEAK PULL-UP
PROG
INTERNAL RESET
I/O ACTIVE
DONE
DOUT LEAD DEVICE
HIGH
1/2 CLOCK CYCLE
DELAY FROM DATA INPUT
DATA
3
5-3111(F)
相关PDF资料 |
PDF描述 |
|---|---|
| ATT3042-50T84I | Field-Programmable Gate Arrays |
| ATT3042-70H132I | Field-Programmable Gate Arrays |
| ATT3042-70H44I | Field-Programmable Gate Arrays |
| ATT3042-70H68I | Field-Programmable Gate Arrays |
| ATT3042-70H84I | Field-Programmable Gate Arrays |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATT3042-50T84I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field-Programmable Gate Arrays |
| ATT3042-5H132I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT3042-5J100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT3042-5J100I | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Field Programmable Gate Array (FPGA) |
| ATT30425M84 | 制造商:Agere Systems 功能描述: |
发布紧急采购，3分钟左右您将得到回复。