- 您现在的位置：买卖IC网 > PDF目录19633 > ATV2500B-15KC (Atmel)IC CPLD 15NS CERAMIC 44JLCC PDF资料下载
参数资料
| 型号： | ATV2500B-15KC |
| 厂商： | Atmel |
| 文件页数： | 2/21页 |
| 文件大小： | 0K |
| 描述： | IC CPLD 15NS CERAMIC 44JLCC |
| 标准包装： | 27 |
| 系列： | ATV2500B(L) 和 BQ(L) |
| 可编程类型： | UV 可擦除 |
| 最大延迟时间 tpd(1)： | 15.0ns |
| 电压电源 - 内部： | 4.75 V ~ 5.25 V |
| 宏单元数： | 24 |
| 输入/输出数： | 24 |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 44-LCC（J 形引线） |
| 供应商设备封装： | 44-PLCC（16.58x16.58） |
| 包装： | 管件 |
| 其它名称： | ATV2500B15KC |
ATV2500B(Q)(L)
10
Input Test Waveforms and
Measurement Levels
Output Test Load
Preload and Observability of Registered Outputs
The ATV2500Bs registers are provided with circuitry to
allow loading of each register asynchronously with either a
high or a low. This feature will simplify testing since any
state can be forced into the registers to control test
sequencing. A V
IH level on the odd I/O pins will force the
appropriate register high; a V
IL will force it low, independent
of the polarity or other configuration bit settings.
The PRELOAD state is entered by placing an 10.25V to
10.75V signal on SMP lead 42. When the preload clock
SMP lead 23 is pulsed high, the data on the I/O pins is
placed into the 12 registers chosen by the Q select and
even/odd select pins.
Register 2 observability mode is entered by placing an
10.25V to 10.75V signal on pin/lead 2. In this mode, the
contents of the buried register bank will appear on the
associated outputs when the OE control signals are active.
AC Characteristics
Symbol
Parameter
-12
-15
-20
-25
-30
Units
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
tPD1
Input to Non-registered Output
12
15
20
25
30
ns
t
PD2
Feedback to Non-registered
Output
12
15
20
25
30
ns
tPD3
Input to Non-registered Feedback
8
11
15
18
20
ns
t
PD4
Feedback to Non-registered
Feedback
811
15
18
20
ns
tEA1
Input to Output Enable
12
15
20
25
30
ns
t
ER1
Input to Output Disable
12
15
20
25
30
ns
t
EA2
Feedback to Output Enable
12
15
20
25
30
ns
tER2
Feedback to Output Disable
12
15
20
25
30
ns
t
AW
Asynchronous Reset Width
6
8
12
15
18
ns
t
AP
Asynchronous Reset to
Registered Output
15
18
22
28
30
ns
t
APF
Asynchronous Reset to
Registered Feedback
12
15
19
25
30
ns
相关PDF资料 |
PDF描述 |
|---|---|
| VE-BTY-CW-F2 | CONVERTER MOD DC/DC 3.3V 66W |
| TAJS335M010RNJ | CAP TANT 3.3UF 10V 20% 1206 |
| LC5768VG-10F256C | IC XPLD 768MC 10NS 256FPBGA |
| MIC5239-2.5BS TR | IC REG LDO 2.5V .5A SOT-223 |
| GEC05DRES-S13 | CONN EDGECARD 10POS .100 EXTEND |
相关代理商/技术参数 |
参数描述 |
|---|---|
| ATV2500B-15KI | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High-Speed High-Density UV Erasable Programmable Logic Device |
| ATV2500B-15KM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High-Speed High-Density UV Erasable Programmable Logic Device |
| ATV2500B-15KM/883 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High-Speed High-Density UV Erasable Programmable Logic Device |
| ATV2500B-15LM | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High-Speed High-Density UV Erasable Programmable Logic Device |
| ATV2500B-15LM/883 | 制造商:ATMEL 制造商全称:ATMEL Corporation 功能描述:High-Speed High-Density UV Erasable Programmable Logic Device |
发布紧急采购，3分钟左右您将得到回复。