参数资料
型号: AWS24S
厂商: Artaflex Inc
文件页数: 3/14页
文件大小: 0K
描述: MODULE WIRELESS USB EXT ANT
标准包装: 50
系列: WirelessUSB™
频率: 2.4GHz
数据传输率 - 最大: 250kbps
调制或协议: DSSS,GFSK
应用: AMR,HID,RKE,智能设备
功率 - 输出: 0dBm
灵敏度: -97dBm
电源电压: 2.4 V ~ 3.6 V
电流 - 接收: 21mA
电流 - 传输: 21mA
数据接口: 连接器,2 x 6 接头,2mm 间距
天线连接器: U.FL
工作温度: 0°C ~ 70°C
封装/外壳: PCB 模块
其它名称: 748-1001
2.4GHz DSSS SPI Radio for External Antenna
AWS24S
Data Sheet
4
Functional Overview
The AWS24S Module provides a complete SPI to RF antenna wireless MODEM. The module is designed to implement wireless
device links operating in the worldwide 2.4-GHz ISM frequency band. It is intended for systems compliant with world-wide
regulations covered by Europe ETSI EN 301 489-1, ETSI EN 301 489-7& ETSI EN 300 328-2, USA FCC Part 15 and Industry
Canada RSS-210 standards.
The module contains a 2.4-GHz 1-Mbps GFSK radio transceiver, packet data buffering, packet framer, DSSS baseband controller,
Received Signal Strength Indication (RSSI), and SPI interface for data transfer and device configuration.
The radio supports 98 discrete 1-MHz channels (regulations may limit the use of some of these channels in certain jurisdictions). In
DSSS modes the baseband performs DSSS spreading/de-spreading, while in GFSK Mode (1 Mb/s - GFSK) the baseband
performs Start of Frame (SOF), End of Frame (EOF) detection and CRC16 generation and checking. The baseband may also be
configured to automatically transmit Acknowledge (ACK) handshake packets whenever a valid packet is received.
When in receive mode, with packet framing enabled, the device is always ready to receive data transmitted at any of the supported
bit rates, except SDR, enabling the implementation of mixed-rate systems in which different devices use different data rates. This
also enables the implementation of dynamic data rate systems, which use high data rates at shorter distances and/or in a low-
moderate interference environment, and change to lower data rates at longer distances and/or in high interference environments.
4.1
Link Layer Modes
The AWS24S module supports the following data packet framing features:
SOP – Packets begin with a 2-symbol Start of Packet (SOP) marker. This is required in GFSK and 8DR modes, but is optional in
DDR mode and is not supported in SDR mode; if framing is disabled then an SOP event is inferred whenever two successive
correlations are detected. The SOP_CODE_ADR code used for the SOP is different from that used for the “body” of the packet and
if desired may be a different length. SOP must be configured to be the same length on both sides of the link.
EOP – There are two options for detecting the end of a packet. If SOP is enabled, then a packet length field may be enabled.
GFSK and 8DR must enable the length field. This is the first 8-bits after the SOP symbol, and is transmitted at the payload data
rate. If the length field is enabled, an End of Packet (EOP) condition is inferred after reception of the number of bytes defined in the
length field, plus two bytes for the CRC16 (if enabled—see below). The alternative to using the length field is to infer an EOP
condition from a configurable number of successive non-correlations; this option is not available in GFSK mode and is only
recommended to enable when using SDR mode.
CRC16 – The device may be configured to append a 16-bit CRC16 to each packet. The CRC16 uses the USB CRC polynomial
with the added programmability of the seed. If enabled, the receiver will verify the calculated CRC16 for the payload data against
the received value in the CRC16 field. The starting value for the CRC16 calculation is configurable, and the CRC16 transmitted
may be calculated using either the loaded seed value or a zero seed; the received data CRC16 will be checked against both the
configured and zero CRC16 seeds.
CRC16 detects the following errors:
?
?
?
?
4.2
Any one bit in error
Any two bits in error (no matter how far apart, which column, and so on)
Any odd number of bits in error (no matter where they are)
An error burst as wide as the checksum itself
Packet Buffers
All data transmission and reception utilizes the 16-byte packet buffers—one for transmission and one for reception.
The transmit buffer allows a complete packet of up to 16-bytes of payload data to be loaded in one burst SPI transaction, and then
transmitted with no further micro controller intervention. Similarly, the receive buffer allows an entire packet of payload data up to
16 bytes to be received with no firmware intervention required until packet reception is complete.
The AWS24S module supports packet length of up to 40 bytes; interrupts are provided to allow a micro controller to use the
transmit and receive buffers as FIFOs. When transmitting a packet longer than 16 bytes, the micro controller can load 16-bytes
initially, and add further bytes to the transmit buffer as transmission of data creates space in the buffer. Similarly, when receiving
packets longer than 16 bytes, the micro controller must fetch received data from the FIFO periodically during packet reception to
prevent it from overflowing.
Artaflex Inc.
215 Konrad Crescent
Markham, Ontario, Canada
DSAWS24S Rev 5v0
Revised Jan 23, 2009
L3R8T9
905-479-0148
Page 3 of 14
http://www.artaflexmodules.com
相关PDF资料
PDF描述
B1A-10PK LAMP INDICATOR T-3 1/4 120V 10PK
B2A LAMP NEON T3-1/4 MINI BAYONT
B57261V2223J60 THERMISTOR NTC 22K OHM 5% SMD
B57550G0104F000 THERMISTOR NTC 100K OHM 1% RAD
B58610T4600A001 PRESSURE SENSOR ABSOLUTE 1.6BAR
相关代理商/技术参数
参数描述
AWS250S 制造商:未知厂家 制造商全称:未知厂家 功能描述:2.0mm and 2.5mm Plastic SMD Crystals
AWS2-518 制造商:AVK 功能描述:
AWS2-616 制造商:AVIBANK 功能描述:
AWS2-832 制造商:AVK 功能描述:
AWS2A 制造商:未知厂家 制造商全称:未知厂家 功能描述:32.768kHz SMD Watch Crystal