参数资料
型号: BR24L01A-W
厂商: Rohm Semiconductor
文件页数: 5/41页
文件大小: 0K
描述: IC EEPROM 1KBIT 400KHZ 8DIP
标准包装: 2,000
格式 - 存储器: EEPROMs - 串行
存储器类型: EEPROM
存储容量: 1K (128 x 8)
速度: 400kHz
接口: I²C,2 线串口
电源电压: 1.8 V ~ 5.5 V
工作温度: -40°C ~ 85°C
封装/外壳: 8-DIP(0.300",7.62mm)
供应商设备封装: 8-DIP
包装: 管件
产品目录页面: 1378 (CN2011-ZH PDF)
BR24L □□ -W Series,BR24S □□□ -W Series
● Sync data input / output timing
Technical Note
SCL
tR
tF
tHIGH
SCL
tHD:STA
tSU:DAT
tLOW
tHD:DAT
tSU:STA
tHD:STA
tSU:STO
SDA
(input)
(入力)
SDA
tBUF
tPD
tDH
SDA
(出力)
(output)
○ Input read at the rise edge of SCL
○ Data output in sync with the fall of SCL
Fig.1-(a) Sync data input / output timing
SCL
START BIT
Fig.1-(b) Start-stop bit timing
STOP BIT
SCL
DATA(1)
DATA(n)
SDA
D0
ACK
SDA
D1
D0
ACK
ACK
t WR
Write data
( n-th address )
t W R
Stop condition
Start condition
WP
tSU : WP
ト ッ プ コ ンデ ィ シ
ス Stop condition ョン
t HD : WP
SCL
Fig.1-(c) Write cycle timing
Fig.1-(d) WP timing at write execution
DATA(1)
DATA(n)
SDA
D1
D0
ACK
ACK
tHIGH:WP
tWR
WP
At write execution, in the area from the D0 taken clock rise of the first
DATA(1), to tWR, set WP=“LOW”.
By setting WP “HIGH” in the area, write can be cancelled.
When it is set WP=“HIGH” during tWR, write is forcibly ended, and data
of address under access is not guaranteed, therefore write it once again.
Fig.1-(e) WP timing at write cance
www.rohm.com
? 2009 ROHM Co., Ltd. All rights reserved.
5/40
2009.09 - Rev.D
相关PDF资料
PDF描述
XC4VFX40-10FFG1152I IC FPGA VIRTEX-4 FX 40K 1152FBGA
BR93L66RFVJ-WE2 IC EEPROM 4KBIT 2MHZ TSSOP-B8J
XC2V1500-5FG676I IC FPGA VIRTEX-II 676FGBGA
BR93L66RFV-WE2 IC EEPROM 4KBIT 2MHZ 8SSOP
BR24S16F-WE2 IC EEPROM 16KBIT 100KHZ SOP8
相关代理商/技术参数
参数描述
BR24L01A-W_07 制造商:ROHM 制造商全称:Rohm 功能描述:I2C BUS Serial EEPROMs
BR24L01A-W_09 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS
BR24L01F 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM
BR24L01FJ 制造商:未知厂家 制造商全称:未知厂家 功能描述:EEPROM
BR24L01FJ-WE2 制造商:ROHM 制造商全称:Rohm 功能描述:High Reliability Series EEPROMs I2C BUS