参数资料
| 型号： | BR24L01AFVM-WTR |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 32/41页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM 1KBIT 400KHZ 8MSOP |
| 标准包装： | 1 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 1K (128 x 8) |
| 速度： | 400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 1.8 V ~ 5.5 V |
| 工作温度： | -40°C ~ 85°C |
| 封装/外壳： | 8-VSSOP，8-MSOP（0.110"，2.80mm 宽） |
| 供应商设备封装： | 8-MSOP |
| 包装： | 标准包装 |
| 产品目录页面： | 1378 (CN2011-ZH PDF) |
| 其它名称： | BR24L01AFVM-WDKR |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页当前第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页
BR24L □□ -W Series,BR24S □□□ -W Series
Technical Note
● Software reset
Software reset is executed when to avoid malfunction after power on, and to reset during command input. Software reset
has several kinds, and 3 kids of them are shown in the figure below. (Refer to Fig.45(a), Fig.45(b), Fig.45(c).) In dummy
clock input area, release the SDA bus ('H' by pull up). In dummy clock area, ACK output and read data '0' (both 'L' level) may
be output from EEPROM, therefore, if 'H' is input forcibly, output may conflict and over current may flow, leading to
instantaneous power failure of system power source or influence upon devices.
Dummy clock×14
Start×2
SCL
1
2
13
14
Normal command
SDA
Normal command
Fig.45-(a) The case of 14 Dummy clock + START + START+ command input
Start
Dummy clock×9
Start
SCL
1
2
8
9
Normal command
SDA
Normal command
Fig.45-(b) The case of START+9 Dummy clock + START + command input
Start×9
SCL
1
2
3
7
8
9
Normal command
SDA
Normal command
* Start command from START input.
Fig.45-(c) START × 9 + command input
● Acknowledge polling
During internal write, all input commands are ignored, therefore ACK is not sent back. During internal automatic write
execution after write cycle input, next command (slave address) is sent, and if the first ACK signal sends back 'L', then it
means end of write action, while if it sends back 'H', it means now in writing. By use of acknowledge polling, next command
can be executed without waiting for tWR = 5ms.
When to write continuously, R/W = 0, when to carry out current read cycle after write, slave address R/W = 1 is sent, and if
ACK signal sends back 'L', then execute word address input and data so forth.
First write command
During internal write,
ACK = HIGH is sent back.
S
T
A
R
T
Write command
S
T
O
P
S
T
A
R
T
Slave
address
A
C
K
H
S
T
A Slave
R address
T
A
C
K
H
…
t WR
Second write command
…
S
T Slave
A
R address
T
A
C
K
H
S
T Slave
A
R address
T
A
C
K
L
Word
address
A
C
K
L
Data
A
C
K
L
S
T
O
P
t WR
After completion of internal
write, ACK=LOW is sent back,
so input next word address and
data in succession.
Fig.46 Case to continuously write by acknowledge polling
www.rohm.com
? 2009 ROHM Co., Ltd. All rights reserved.
32/40
2009.09 - Rev.D
相关PDF资料 |
PDF描述 |
|---|---|
| XC2V2000-4FFG896C | IC VIRTEX-II FPGA 2M 896-FCBGA |
| XC5VFX30T-2FFG665C | IC FPGA VIRTEX-5FX 30K 665-FCBGA |
| XC4VSX35-10FF668I | IC FPGA VIRTEX-4SX 668FFBGA |
| XC5VLX30T-2FF665I | IC FPGA VIRTEX-5LXT 665FFBGA |
| XC5VLX30T-3FFG665C | IC FPGA VIRTEX-5LX 30K 665-FCBGA |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BR24L01AFVT-W | 制造商:ROHM Semiconductor 功能描述:Memory,EEPROM,1kb(X8),I2C BUS,TSSOP8 |
| BR24L01AFVT-WE2 | 功能描述:电可擦除可编程只读存储器 I2C BUS 1Kbit 1.8-5.5V Supply RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| BR24L01AFV-W | 制造商:ROHM Semiconductor 功能描述:EEPROM,1kb,128Wx8b,I2C Bus,SSOP8 |
| BR24L01AFV-WE2 | 功能描述:电可擦除可编程只读存储器 2 WIRE SERIAL 1K (I2 C BUS TYPE) RoHS:否 制造商:Atmel 存储容量:2 Kbit 组织:256 B x 8 数据保留:100 yr 最大时钟频率:1000 KHz 最大工作电流:6 uA 工作电源电压:1.7 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:SOIC-8 |
| BR24L01AF-W | 制造商:ROHM Semiconductor 功能描述:IC,Memory,EEPROM,Serial SOP8 128x8 SERI |
发布紧急采购，3分钟左右您将得到回复。