- 您现在的位置：买卖IC网 > PDF目录295169 > BS62LV2007 (BRILLIANCE SEMICONDUCTOR, INC.) Very Low Power/Voltage CMOS SRAM 256K X 8 bit PDF资料下载
参数资料
| 型号： | BS62LV2007 |
| 厂商： | BRILLIANCE SEMICONDUCTOR, INC. |
| 英文描述： | Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| 中文描述： | 非常低功率/电压CMOS SRAM的256K × 8位 |
| 文件页数： | 7/9页 |
| 文件大小： | 195K |
| 代理商： | BS62LV2007 |
R0201-BS62LV2007
Revision 2.0
April 2002
7
BS62LV2007
BSI
WRITE CYCLE2 (1,6)
t WC
t CW
(11)
t CW
(2)
t WP
t AW
t WHZ
(4,10)
t AS
t WR2
(3)
t DH
t DW
D
IN
D
OUT
WE
CE2
CE1
ADDRESS
(5)
t DH
(7)
(8)
(8,9)
NOTES:
1. WE must be high during address transitions.
2. The internal write time of the memory is defined by the overlap of CE1 and CE2 active and WE low.
All signals must be active to initiate a write and any one signal can terminate a write by going
inactive. The data input setup and hold timing should be referenced to the second transition edge
of the signal that terminates the write.
3. TWR is measured from the earlier of CE1 or WE going high or CE2 going low at the end of write
cycle.
4. During this period, DQ pins are in the output state so that the input signals of opposite phase to the
outputs must not be applied.
5. If the CE1 low transition or the CE2 high transition occurs simultaneously with the WE low
transitions or after the WE transition, output remain in a high impedance state.
6. OE is continuously low (OE = VIL
).
7. DOUT is the same phase of write data of this write cycle.
8. DOUT is the read data of next address.
9. If CE1 is low and CE2 is high during this period, DQ pins are in the output state. Then the data input
signals of opposite phase to the outputs must not be applied to them.
10. Transition is measured
500mV from steady state with CL = 5pF as shown in Figure 1B. The
parameter is guaranteed but not 100% tested.
11. TCW is measured from the later of CE1 going low or CE2 going high to the end of write.
±
相关PDF资料 |
PDF描述 |
|---|---|
| BS62UV1027JI | 3.3V PLL Clock Driver with LVPECL Input and 12 LVTTL Outputs 52-TQFP |
| BS62UV1027PC | Ultra Low Power/Voltage CMOS SRAM 128K X 8 bit |
| BS62UV1027PI | 3.3V PLL CLock Driver with 1/2x, 1x and 2x Frequency Options 52-TQFP |
| BS62UV1027PIG85 | Ultra Low Power/Voltage CMOS SRAM 128K X 8 bit |
| BS62UV1027PIP10 | Ultra Low Power/Voltage CMOS SRAM 128K X 8 bit |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BS62LV2007HC | 制造商:BSI 制造商全称:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2007HI | 制造商:BSI 制造商全称:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2008 | 制造商:BSI 制造商全称:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2008DC | 制造商:BSI 制造商全称:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
| BS62LV2008DC-55 | 制造商:BSI 制造商全称:Brilliance Semiconductor 功能描述:Very Low Power/Voltage CMOS SRAM 256K X 8 bit |
发布紧急采购，3分钟左右您将得到回复。