- 您现在的位置：买卖IC网 > PDF目录223464 > BU-61743F4-172 (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 PDF资料下载
参数资料
| 型号： | BU-61743F4-172 |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| 封装： | 1 X 1 INCH, 0.155 INCH HEIGHT, FP-72 |
| 文件页数： | 6/56页 |
| 文件大小： | 321K |
| 代理商： | BU-61743F4-172 |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
BC Frame Time/ RT Last Command /MT Trigger Word Register.
In BC mode, this register is used to program the BC frame time,
for use in the frame auto-repeat mode. The resolution of this reg-
ister is 100 s/LS, with a range up to 6.55 seconds. In RT mode,
this register stores the current (or most previous) 1553
Command Word processed by the Enhanced Mini-ACE RT. In
the Word Monitor mode, this register is used to specify a 16-bit
Trigger (Command) Word. The Trigger Word may be used to
start or stop the monitor, or to generate interrupts.
BC Initial Instruction List Pointer Register enables the host to
assign the starting address for the enhanced BC Instruction List.
RT Status Word Register and BIT Word Registers provide
read-only indications of the RT Status and BIT Words.
Test Mode Registers 0-7. These registers are included for fac-
tory test. In normal operation, these registers do not need to be
accessed by the host processor.
Configuration Registers #6 and #7 are used to enable the
Enhanced Mini-ACE features that extend beyond the architec-
ture of the ACE/Mini-ACE (Plus). These include the Enhanced
BC mode; RT Global Circular Buffer (including buffer size); the
RT/MT Interrupt Status Queue, including valid/invalid message
filtering; enabling a software-assigned RT address; clock fre-
quency selection; a base address for the "non-data" portion of
Enhanced Mini-ACE memory; LSB filtering for the Synchronize
(with data) time tag operations; and enabling a watchdog timer
for the Enhanced BC message sequence control engine.
BC Condition Code Register is used to enable the host proces-
sor to read the current value of the Enhanced BC Message
Sequence Control Engine's condition flags.
BC General Purpose Flag Register allows the host processor
to be able to set, clear, or toggle any of the Enhanced BC
Message Sequence Control Engine's General Purpose condition
flags.
BIT Test Status Register is used to provide read-only access to
the status of the protocol and RAM built-in self-tests (BIT).
BC General Purpose Queue Pointer provides a means for ini-
tializing the pointer for the General Purpose Queue, for the
Enhanced BC mode. In addition, this register enables the host to
determine the current location of the General Purpose Queue
pointer, which is incremented internally by the Enhanced BC
message sequence control engine.
RT/MT Interrupt Status Queue Pointer Register provides a
means for initializing the pointer for the Interrupt Status Queue,
for RT, MT, and RT/MT modes. In addition, this register enables
the host to determine the current location of the Interrupt Status
Queue pointer, which is incremented by the RT/MT message
processor.
14
masking of Status Word bits, enable retires and interrupts, and
specify MIL-STD-1553A or -1553B error handling. In RT mode,
this register allows host access to the current or most recent
Subaddress Control Word. The Subaddress Control Word is
used to select the memory management scheme and enable
interrupts for the current message.
Time Tag Register maintains the value of a real-time clock. The
resolution of this register is programmable from among 2, 4, 8,
16, 32, and 64 s/LSB. The Start-of-Message (SOM) and End-
of-Message (EOM) sequences in BC, RT, and Message Monitor
modes cause a write of the current value of the Time Tag
Register to the stack area of the RAM.
Interrupt Status Register #1 and #2 allow the host processor
to determine the cause of an interrupt request by means of one
or two read accesses. The interrupt events of the two Interrupt
Status Registers are mapped to correspond to the respective bit
positions in the two Interrupt Mask Registers. Interrupt Status
Register #2 contains an INTERRUPT CHAIN bit, used to indi-
cate an interrupt event from Interrupt Status Register #1.
Configuration Registers #3, #4, and #5 are used to enable
many of the Enhanced Mini-ACE's advanced features that were
implemented by the prior generation products, the
ACE and
Mini-ACE (Plus). For BC, RT, and MT modes, use of the
ENHANCED MODE enables the various read-only bits in
Configuration Register #1. For BC mode, ENHANCED mode
features include the expanded BC Control Word and BC Block
Status Word, additional Stop-On-Error and Stop-On-Status Set
functions, frame auto-repeat, programmable intermessage gap
times, automatic retires, expanded Status Word Masking, and
the capability to generate interrupts following the completion of
any selected message. For RT mode, the enhanced mode fea-
tures include the expanded RT Block Status Word, combined
RT/Selective Message Monitor mode, automatic setting of the
TERMINAL FLAG Status Word bit following a loop test failure;
the double buffering scheme for individual receive (broadcast)
subaddresses, and the alternate (fully software programmable)
RT Status Word. For MT mode, use of the enhanced mode
enables the Selective Message Monitor, the combined
RT/Selective Monitor modes, and the monitor triggering capabil-
ity.
RT/Monitor Data Stack Address Register provides a read-only
indication of the last data word stored for RT or Monitor modes.
BC Frame Time Remaining Register provides a read-only indi-
cation of the time remaining in the current BC frame. In the
enhanced BC mode, this timer may be used for minor or major
frame control, or as a watchdog timer for the BC message
sequence control processor. The resolution of this register is 100
s/LSB.
BC Time Remaining to Next Message Register provides a
read-only indication of the time remaining before the start of the
next message in a BC frame. In the enhanced BC mode, this
timer may be also be used for the BC message sequence con-
trol processor's Delay (DLY) instruction, or for minor or major
frame control. The resolution of this register is 1 s/LSB.
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61743G4-162S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61743G4-182S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61743G4-192L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61843F4-112L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843G4-142Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-61743G3-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61743G3-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61743G4-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61743G4-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61745 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
发布紧急采购，3分钟左右您将得到回复。