- 您现在的位置：买卖IC网 > PDF目录223464 > BU-61743G4-192L (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 PDF资料下载
参数资料
| 型号： | BU-61743G4-192L |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| 封装： | GULL WING, PACKAGE-72 |
| 文件页数： | 9/56页 |
| 文件大小： | 321K |
| 代理商： | BU-61743G4-192L |
第1页第2页第3页第4页第5页第6页第7页第8页当前第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
The op code parity bit encompasses all sixteen bits of the op
code word. This bit must be programmed for odd parity. If the
message sequence control processor fetches an undefined op
code word, an op code word with even parity, or bits 9-5 of an op
code word do not have a binary pattern of 01010, the message
sequence control processor will immediately halt the BC's oper-
ation. In addition, if enabled, a BC TRAP OP CODE interrupt will
be issued. Also, if enabled, a parity error will result in an OP
CODE PARITY ERROR interrupt.
TABLE 37 describes the Condition Codes.
17
TABLE 36. BC OPERATIONS FOR MESSAGE SEQUENCE CONTROL
INSTRUCTION MNEMONIC
OP CODE
(HEX)
PARAMETER
CONDITIONAL
OR
UNCONDITIONAL
DESCRIPTION
Interrupt
Request
Execute
Message
IRQ
XEQ
0006
0001
Interrupt
Bit Pattern
in 4 LS bits
Message Control /
Status Block
Address
Conditional
Generate an interrupt if the condition flag tests TRUE, otherwise
continue execution at the next OpCode in the instruction list.
The passed parameter (Interrupt Bit Pattern) specifies which of
the ENHANCED BC IRQ bit(s) (bits 5-2) will be set in Interrupt
Status Register #2. Only the four LSBs of the passed parameter
are used. A parameter where the four LSBs are logic "0" will
not generate an interrupt.
Executes the message at the specified Message Control/Status
Block Address if the condition flag tests TRUE, otherwise contin-
ue execution at the next OpCode in the instruction list.
Compare to
Frame Timer
Halt
Jump
CFT
HLT
JMP
000A
0007
0002
Delay Time Value
(Resolution
= 100S / LSB)
Not Used
(Don’t Care)
Instruction List
Addrss
Unconditional
Conditional
Compare Time Value to Frame Time Counter and set or clear
the LT and EQ flag based on the results of the compare.
Stop execution of the Message Sequence Control Program until
a new BC Start is issued by the host if the condition flag tests
TRUE, otherwise continue execution at the next OpCode in the
instruction list.
Jump to the OpCode specified in the Instruction List if the condi-
tion flag tests TRUE, otherwise continue execution at the next
OpCode in the instruction list.
Compare to
Message
Timer
Delay
Subroutine
Call
CMT
DLY
CAL
000B
0008
0003
Delay Time Value
(Resolution
= 1S / LSB)
Delay Time Value
(Resolution = 1S)
Instruction List
Addrss
Unconditional
Conditional
Compare Time Value to Message Time Counter and set or clear
the LT and EQ flag based on the results of the compare.
Delay the time specified by the Time parameter before executing
the next OpCode if the condition flag tests TRUE, otherwise
continue execution at the next OpCode without delay. The delay
generated will use the Time to Next Message Timer.
Jump to the OpCode specified by the Instruction List Address
and push the Address of the Next OpCode on the Call Stack if
the condition flag test TRUE, otherwise continue execution at
the next OpCode in the instruction list. Note that the maximum
depth of the subroutine call stack is four.
GP Flag Bits
Wait Until
Frame Timer
= 0
Subroutine
Retrn
FLG
WFT
RTN
000C
0009
0004
Used to set,
clear, or toggle GP
(General Purpose)
Flag bits
(See description)
Not Used
(Don’t Care)
Not Used
(Don’t Care)
Unconditional
Conditional
Used to set, toggle, or clear any or all of the eight general pur-
pose flags. The table below illustrates the use of the GP Flag
Bits instruction for the case of GP0 (General Purpose Flag 0).
Bits 1 and 9 of the parameter byte affect flag GP1, bits 2 and 10
effect GP2, etc., according to the following rules:
Wait until Frame Time counter is equal to Zero before continuing
execution of the Message Sequence Control Program if the
condition flag tests TRUE, otherwise continue execution at the
next OpCode without delay.
Return to the OpCode popped off the Call Stack if the condition
flag tests TRUE, otherwise continue execution at the next
OpCode in the instruction list.
Bit 8
0
1
0
1
0
1
Bit 0
Effect on GP0
No Change
Set Flag
Clear Flag
Toggle Flag
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61843F4-112L | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843G4-142Q | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61845G4-132K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61845G4-192S | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61864G4-122Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-61745 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61745F3-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61745F3-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61745F4-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61745F4-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。