- 您现在的位置：买卖IC网 > PDF目录223464 > BU-61845G4-192S (DATA DEVICE CORP) 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 PDF资料下载
参数资料
| 型号： | BU-61845G4-192S |
| 厂商： | DATA DEVICE CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| 封装： | GULL WING, PACKAGE-72 |
| 文件页数： | 15/56页 |
| 文件大小： | 321K |
| 代理商： | BU-61845G4-192S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页当前第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页
REMOTE TERMINAL (RT) ARCHITECTURE
The Enhanced Mini-ACE's RT architecture builds upon that of the
ACE and Mini-ACE. The Enhanced Mini-ACE provides multipro-
tocol support, with full compliance to all of the commonly used
data bus standards, including MIL-STD-1553A, MIL-STD-1553B
Notice 2, STANAG 3838, General Dynamics 16PP303, and
McAirA3818, A5232, and A5690. For the Enhanced Mini-ACE RT
mode, there is programmable flexibility enabling the RT to be con-
figured to fulfill any set of system requirements. This includes the
capability to meet the MIL-STD-1553A response time require-
ment of 2 to 5 s, and multiple options for mode code subad-
dresses, mode codes, RT status word, and RT BIT word.
The Enhanced Mini-ACE RT protocol design implements all of the
MIL-STD-1553B message formats and dual redundant mode
codes. The design has passed validation testing for MIL-STD-
1553B compliance. The Enhanced Mini-ACE RT performs com-
prehensive error checking including word and format validation,
and checks for various RT-to-RT transfer errors. One of the main
features of the Enhanced Mini-ACE RT is its choice of memory
management options. These include single buffering by subad-
dress, double buffering for individual receive subaddresses, cir-
cular buffering by individual subaddresses, and global circular
buffering for multiple (or all) subaddresses.
Other features of the Enhanced Mini-ACE RT include a set of
interrupt conditions, an flexible status queue with filtering based
on valid and/or invalid messages, flexible command illegalization,
programmable busy by subaddress, multiple options on time tag-
ging, and an "auto-boot" feature which allows the RT to initialize
as an online RT with the busy bit set following power turn-on.
RT MEMORY ORGANIZATION
TABLE 38 illustrates a typical memory map for an Enhanced Mini-
ACE RT with 4K RAM. The two Stack Pointers reside in fixed loca-
tions in the shared RAM address space: address 0100 (hex) for
the Area A Stack Pointer and address 0104 for the Area B Stack
Pointer. In addition to the Stack Pointer, there are several other
areas of the shared RAM address space that are designated as
fixed locations (all shown in bold). These are for the Area A and
Area B lookup tables, the illegalization lookup table, the busy
lookup table, and the mode code data tables.
The RT lookup tables (reference TABLE 39) provide a mechanism
for allocating data blocks for individual transmit, receive, or broad-
cast subaddresses. The RT lookup tables include subaddress
control words as well as the individual data block pointers. If com-
mand illegalization is used, address range 0300-03FF is used for
command illegalizing. The descriptor stack RAM area, as well as
the individual data blocks, may be located in any of the non-fixed
areas in the shared RAM address space.
Note that in TABLE 38, there is no area allocated for "Stack B".
This is shown for purpose of simplicity of illustration. Also, note
that in TABLE 38, the allocated area for the RT command stack is
256 words. However, larger stack sizes are possible. That is, the
RT command stack size may be programmed for 256 words (64
messages), 512, 1024, or 2048 words (512 messages) by means
of bits 14 and 13 of Configuration Register 3.
22
Data Block 100
0FE0-0FFF
Data Block 6
0420-043F
Data Block 5
0400-041F
Command Illegalizing Table
0300-03FF
RESERVED
Data Block 1-4
0280-02FF
Data Block 0
0260-027F
(not used)
0248-025F
Busy Bit Lookup Table
0240-0247
Lookup Table B
01C0-023F
Lookup Table A
0140-01BF
Mode Code Data
0110-013F
Mode Code Selective Interrupt Table
0108-010F
Global Circular Buffer B Pointer
Stack Pointer B
0105
0104
RESERVED
0102-0103
Global Circular Buffer A Pointer
Stack Pointer A
0101
0100
Stack A
0000-00FF
DESCRIPTION
ADDRESS
(HEX)
0106-0107
TABLE 38. TYPICAL RT MEMORY MAP (SHOWN FOR 4K RAM)
Subaddress
Control Word
Lookup Pointer
Table
(Optional)
SACW SA0
.
SACW SA31
0220
.
023F
01A0
.
01BF
Broadcast
Lookup Pointer
Table
(Optional)
Bcst SA0
.
Bcst SA31
0200
.
021F
0180
.
019F
Transmit
Lookup Pointer
Table
Tx SA0
.
Tx SA31
01E0
.
01FF
0160
.
017F
Receive
(/Broadcast)
Lookup Pointer
Table
Rx(/Bcst) SA0
.
Rx(/Bcst) SA31
01C0
.
01DF
0140
.
015F
COMMENT
DESCRIPTION
AREA B
AREA A
TABLE 39. RT LOOK-UP TABLES
相关PDF资料 |
PDF描述 |
|---|---|
| BU-61864G4-122Y | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61865F4-192 | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61865G4-162K | 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, MQFP72 |
| BU-61745G4 | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CQFP72 |
| BU-61843F3 | 2 CHANNEL(S), MIL-STD-1553 CONTROLLER, CQFP72 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU-61860B3NEW | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |μ-ACE (Micro-ACE?) |
| BU-61864 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:MIL-STD-1553 Components |Enhanced Mini-ACE? |
| BU-61864F3-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61864F3-110 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
| BU-61864F4-100 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC |
发布紧急采购，3分钟左右您将得到回复。