参数资料
型号: BU-63825D1-200
厂商: DATA DEVICE CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
封装: CERAMIC, DIP-70
文件页数: 34/48页
文件大小: 405K
代理商: BU-63825D1-200
4
Data Device Corporation
www.ddc-web.com
BU-63825
C-02/06-0
in.
(mm)
oz
(g)
1.9 X 1.0 X 0.215
(48.26 x 25.4 x 5.46)
0.6
(17)
PHYSICAL CHARACTERISTICS
Size
70-pin DIP, Flat Pack, Gull Lead
Weight
70-pin DIP, Flat Pack, Gull Lead
°C/W
°C
150
+300
7.10
7.82
12
-55
-65
THERMAL
Thermal Resistance, Junction-to-
Case,
Hottest Die (
θJC)
BU-63825/925X0
BU-63825/925X1
BU-63825/925X2
BU-63825/925X3/X6
Operating Junction Temperature
Storage Temperature
Lead Temperature
(soldering, 10 sec.)
s
19.5
23.5
51.5
131
7
2.5
9.5
18.5
22.5
50.5
129.5
668
17.5
21.5
49.5
128
4
1553 MESSAGE TIMING
Completion of CPU Write (BC Start-
to-Start of Next Message)
BC Intermessage Gap (Note 8)
BC/RT/MT Response Timeout
(Note 9)
18.5 nominal
22.5 nominal
50.5 nominal
128.0 nominal
Transmitter Watchdog Timeout
RT Response Time (Note 11)
UNITS
MAX
TYP
MIN
PARAMETER
TABLE 1. SP’ACE II SERIES SPECS (CONT)
TABLE 1 NOTES: Notes 1 through 6 are applicable to the Receiver
Differential Resistance and Differential Capacitance specifications:
(1) Specifications include both transmitter and receiver (tied together
internally).
(2) Measurement of impedance is directly between pins TX/RX A(B)
and TX/RX A(B) of the Sp’ACE II Series hybrid.
(3) Assuming the connection of all power and ground inputs to the
hybrid.
(4) The specifications are applicable for both unpowered and powered
conditions.
(5) The specifications assume a 2 volt rms balanced, differential, sinu-
soidal input. The applicable frequency range is 75 kHz to 1 MHz.
(6) Minimum resistance and maximum capacitance parameters are
guaranteed, but not tested, over the operating range.
(7) Assumes a common mode voltage within the frequency range of dc
to 2 MHz, applied to pins of the isolation transformer on the stub
side (either direct or transformer coupled), referenced to hybrid
ground. Use a DDC recommended transformer or other transformer
that provides an equivalent minimum CMRR.
(8) Typical value for minimum intermessage gap time. Under software
control, may be lengthened to (65,535 s minus message time), in
increments of 1 s.
INTRODUCTION
DDC’s Sp’ACE II series of integrated BC/RT/MT hybrids provide
a complete, flexible interface between a microprocessor and a
MIL-STD-1553A, B Notice 2, McAir, or STANAG 3838 bus,
implementing Bus Controller, Remote Terminal (RT) and Monitor
Terminal (MT) modes. Packaged in a single 1.9 square inch 70-
pin DIP, surface mountable Flat Pack or Gull Lead, the Sp’ACE II
series
contains
dual
low-power
transceivers
and
encoder/decoders, complete BC/RT/MT multiprotocol logic,
memory management and interrupt logic, 16K X 16 of shared
static RAM and a direct, buffered interface to a host processor
bus.
The BU-63825 contains internal address latches and bidirection-
al data buffers to provide a direct interface to a host processor
bus. The BU-63825 may be interfaced directly to both 16-bit and
8-bit microprocessors in a buffered shared RAM configuration. In
addition, the Sp’ACE II may connect to a 16-bit processor bus via
a Direct Memory Access (DMA) interface. The BU-63825
includes 16K words of buffered RAM. Alternatively, the Sp’ACE II
may be interfaced to as much as 64k words of external RAM in
either the shared RAM or DMA configurations.
The Sp’ACE II RT mode is multiprotocol, supporting MIL-STD-
1553A, MIL-STD-1553B Notice 2, and STANAG 3838 (including
EFAbus).
The memory management scheme for RT mode provides an
option for separation of broadcast data, in compliance with
1553B Notice 2. Both double buffer and circular buffer options
are programmable by subaddress. These features serve to
ensure data consistency and to off-load the host processor for
bulk data transfer applications.
The Sp’ACE II series implements three monitor modes: a word
monitor, a selective message monitor, and a combined RT/selec-
tive monitor.
Other features include options for automatic retries and pro-
grammable intermessage gap for BC mode, an internal Time Tag
Register, an Interrupt Status Register and internal command ille-
galization for RT mode.
CLOCK INPUT
Frequency
Nominal Value (programmable)
Default Mode
Option
Long Term Tolerance
1553A Compliance
1553B Compliance
Short Term Tolerance,1 second
1553A Compliance
1553B Compliance
Duty Cycle
MHz
%
0.01
0.10
0.001
0.01
60
16.0
12.0
-0.01
-0.10
-.001
-0.01
40
TABLE 1 NOTES (cont)
(9) Software programmable (4 options). Includes RT-to-RT Timeout
(Mid-Parity of Transmit Command to Mid-Sync of Transmitting RT
Status).
(10) For both +5 V logic and transceiver. +5 V for channels A and B.
(11) Measured from mid-parity crossing of Command Word to mid-sync
crossing of RT's Status Word.
(12) MSTCLR, CLOCK_IN, and STRBD are CMOS inputs with hystere-
sis. Remainder are TTL.
(13) Minus sign indicates direction of current flow.
相关PDF资料
PDF描述
BU-63825D1-201 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-63825D2-190 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-63825D2-200 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-63825D2-300 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
BU-63825D6-191 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP70
相关代理商/技术参数
参数描述
BU-63-9 功能描述:测试电夹 White Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-63C-0 功能描述:测试电夹 Black Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-63C-2 功能描述:测试电夹 Red Insul Alligator RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-63C-4 功能描述:测试电夹 Yellow Insul Alligat RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black
BU-63C-5 功能描述:测试电夹 Green Insul Alligato RoHS:否 制造商:Pomona Electronics 类型:Minigrabber clip 颜色:Black