参数资料
型号: BU-65170V6-470K
厂商: DATA DEVICE CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CDFP70
封装: 48.30 X 25.40 MM, 3.81 MM HEIGHT, FP-70
文件页数: 15/44页
文件大小: 563K
代理商: BU-65170V6-470K
22
Data Device Corporation
www.ddc-web.com
BU-65170/61580/61585
H1 web-09/02-0
FIGURE 9. 16-BIT BUFFERED MODE
HOST
ACE
55
55
8
7
5
4
1
2
3
CH. A
TX/RXA
55
55
8
7
5
4
1
2
3
CH. B
TX/RXB
RTAD4-RTAD0
RT
ADDRESS,
PARITY
RTADP
D15-D0
+5V
+15V
CLK IN
16 MHz
CLOCK
OSCILLATOR
N/C
POLARITY_SEL
(NOTE 2)
ZERO_WAIT
(NOTE 3)
ADDRESS
DECODER
SELECT
MEM/REG
RD/WR
STRBD
READYD
TAG_CLK
RD/WR
CPU STROBE
CPU ACKNOWLEDGE
(NOTE 4)
RESET
NOTES:
+5V
MSTCLR
SSFLAG/EXT_TRIG
INT
CPU INTERRUPT REQUEST
3. ZERO_WAIT SHOULD BE STRAPPED TO
LOGIC "1" FOR NON-ZERO WAIT INTERFACE
AND TO LOGIC "0" FOR ZERO WAIT INTERFACE.
4. CPU ACKNOWLEDGE PROCESSOR INPUT ONLY
FOR NON-ZERO WAIT TYPE OF INTERFACE.
1. CPU ADDRESS LATCH SIGNAL PROVIDED BY
PROCESSORS WITH MULTIPLEXED ADDRESS/DATA
BUSES.
2. IF POLARITY_SEL = "1", RD/WR IS HIGH TO READ,
LOW TO WRITE.
IF POLARITY_SEL = "0", RD/WR IS LOW TO READ,
HIGH TO WRITE.
A15-A12
A11-A0
N/C
ADDR_LAT
TRANSPARENT/BUFFERED
CPU ADDRESS LATCH (NOTE 1)
+5V
16/8_BIT
TRIGGER_SEL
MSB/LSB
+5V
* Additional address lines A12 and A13 are required with the BU-61585.
相关PDF资料
PDF描述
BU-61559D1-100L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-110Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-130 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-140Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
BU-61559D1-410S 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, CQIP78
相关代理商/技术参数
参数描述
BU65171S3100 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
BU65171S3110 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
BU65171S3120 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
BU65171S3300 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC
BU65171V3100 制造商:未知厂家 制造商全称:未知厂家 功能描述:Telecommunication IC