参数资料
| 型号： | BU2365FV-E2 |
| 厂商： | Rohm Semiconductor |
| 文件页数： | 11/11页 |
| 文件大小： | 0K |
| 描述： | IC CLOCK GEN W/VCXO SSOP-B24 |
| 标准包装： | 2,000 |
| 类型： | 时钟/频率发生器，VCXO |
| PLL： | 是 |
| 主要目的： | 用于 DVD 播放器的音频视频设备 |
| 输入： | 晶体 |
| 输出： | 时钟 |
| 电路数： | 1 |
| 比率 - 输入:输出： | 1:5 |
| 差分 - 输入:输出： | 无/无 |
| 频率 - 最大： | 54MHz |
| 电源电压： | 3 V ~ 3.6 V |
| 工作温度： | -10°C ~ 70°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 24-TSSOP（0.220"，5.60mm 宽） |
| 供应商设备封装： | 24-SSOPB |
| 包装： | 带卷 (TR) |
DS650F1
9
CS4461
4.3
Power-Up Sequence
Reliable power-up can be accomplished by keeping the device in reset until the power supplies and clocks
are stable. It is also recommended that reset be enabled if the analog or digital supplies drop below the min-
imum specified operating voltages to prevent power glitch related issues.
The internal reference voltage must be stable for the device to produce valid data. Therefore, there is a de-
lay between the release of reset and the generation of valid output, due to the finite output impedance of
FILT+ and the presence of the external capacitance.
4.4
Overflow Detection
The CS4461 includes modulator overflow detection, indicated on pin 15, OVERFLOW (open drain, active
low). OVERFLOW will go to a logical low as soon as an overrange condition is detected. The data will re-
main low until the condition is cleared.
4.5
Grounding and Power Supply Decoupling
As with any high resolution converter, the CS4461 requires careful attention to power supply and grounding
arrangements if its potential performance is to be realized. Figure 1 shows the recommended power ar-
rangements, with VA and VDP connected to clean supplies. VDP, which powers the digital logic, may be
run from the system logic supply or may be powered from the analog supply via a resistor. In this case, no
additional devices should be powered from VDP. Decoupling capacitors should be as near to the ADC as
possible, with the low value ceramic capacitor being the nearest. All signals, especially clocks, should be
kept away from the FILT+ and VQ pins in order to avoid unwanted coupling into the modulator. The FILT+
and VQ decoupling capacitors, particularly the 0.1 F, must be positioned to minimize the electrical path
from FILT+ to GND. The CDB44800 evaluation board demonstrates the optimum layout and power supply
arrangements. To minimize digital noise, connect the ADC digital outputs only to CMOS inputs.
相关PDF资料 |
PDF描述 |
|---|---|
| BU2505FV-E2 | IC DAC 10BIT 10-CHAN SSOP-B20 |
| BU2508FV-E2 | IC DAC 10BIT 4-CHAN SSOP14 |
| BU3076HFV-TR | IC CLOCK GEN 1CH HVSOF6 |
| CA3338AMZ96 | IC DAC 8BIT 50MSPS R-R 16-SOIC |
| CDCR83DBQG4 | IC DIRECT RAMBUS CLK GEN 24-QSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BU2370FV | 制造商:ROHM 制造商全称:Rohm 功能描述:VCO + phase comparator for TV |
| BU2373FV | 制造商:ROHM 制造商全称:Rohm 功能描述:VCO & Phase-Detector for PLL System |
| BU2373FV_11 | 制造商:ROHM 制造商全称:Rohm 功能描述:High Performance VCOs for Image Sampling |
| BU-2373FV-E2 | 制造商:ROHM 制造商全称:Rohm 功能描述:High Performance VCOs for Image Sampling |
| BU2373FV-E2 | 功能描述:VCO振荡器 IMAGE SAMPL HI PERF VCO RoHS:否 制造商:Exar 封装 / 箱体:SOIC-14 频率:300 kHz 负载电容: 封装:Reel 电源电压:4.5 V to 20 V 尺寸:4 mm W x 8.75 mm L x 1.75 mm H 最小工作温度:0 C 最大工作温度:+ 70 C |
发布紧急采购，3分钟左右您将得到回复。