参数资料
型号: BUS-65142-100Y
厂商: DATA DEVICE CORP
元件分类: 微控制器/微处理器
英文描述: 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78
封装: KOVAR, QIP-78
文件页数: 1/26页
文件大小: 247K
代理商: BUS-65142-100Y
BU-65142 and BUS-65142 SERIES*
The BUS-65142 Series is a com-
plete dual redundant MIL-STD-
1553 Remote Terminal Unit (RTU).
The device is based upon two DDC
custom ICs, which includes two
monolithic bi-polar low power trans-
ceivers and one CMOS protocol
containing data buffers and timing
control logic. It supports all 13 mode
codes for dual redundant operation,
any combination of which can be ille-
galized.
Parallel data transfers are accom-
plished with a DMA type handshak-
ing, compatible with most CPU
types. Data transfers to/from mem-
ory are simplified by the latched
command word and word count out-
puts.
Error detection and recovery are
enhanced by BUS-65142 Series spe-
cial features. A 14-bit built-in-test
word register stores RTU information,
and sends it to the Bus Controller in
response to the Mode Command
Transmit Bit Word. The BUS-65142
Series performs continuous on-line
wraparound self-test, and provides
four error flags to the host CPU.
Inputs are provided for host CPU con-
trol of 6 bits of the RTU Status Word.
Its
small
hermetic
package,
-55°C to +125°C operating tempera-
ture range, and complete RTU opera-
tion make the BUS-65142 ideal for
most
MIL-STD-1553
applications
requiring hardware or microprocessor
subsystems.
MIL-STD-1553 DUAL REDUNDANT
REMOTE TERMINAL HYBRID
FEATURES
Complete Integrated Remote
Terminal Including:
–Dual Low-Power Transceivers
–Complete RT Protocol
Multiple Ordering Options;
+5V (Only), +5V/-15V, and +5V/-12V
Direct Interface to Systems With
No Processor
Radiation Tolerant Version
Available
Space Qualified Version Available
High Reliability Screening Available
DATA
BUS A
DATA
BUS B
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
TRANSCEIVER
ENCODER/
DECODER
BIT
PROCESSOR
PROTOCOL
SEQUENCER
AND
CONTROL
LOGIC
BUFFER
TRANSFER
CONTROLS
CURRENT
WORD
COUNTER
COMMAND
LATCH
STATUS
REGISTER
ERROR FLAGS
TIMING FLAGS
NBGT
INCMD
BITEN
STATEN
GBR
MESS ERR
RT FAIL
HS FAIL
RTADD ERR
ILL CMD (ME)
SS REQ
ADBC
RT FLAG
SS BUSY
SS FLAG
DAT/CMD
A5-A10
A0-A4
DTREQ
DTGRT
DTACK
DTSTR
R/W
DB0-DB15
BUF ENA
M
U
X
WATCHDOG
TIMEOUT
DDC CUSTOM CHIP
RT ADDRESS
+
PARITY
16 MHz CLOCK
FIGURE 1. BUS-65142 SERIES BLOCK DIAGRAM
DESCRIPTION
1988, 1999 Data Device Corporation
*(Note: BUS-65142 is NOT recommended for new design, use BU-61703/05 Simple System RT for new designs.
BU-65142 is NOT recommended for new design, consult factory or local representative for more information)
相关PDF资料
PDF描述
BUS-65142-200L 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78
BUS-65142-250K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78
BUS-65142-330K 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78
BUS-65142-360Y 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78
BUS-65142-490Z 2 CHANNEL(S), 1M bps, MIL-STD-1553 CONTROLLER, QIP78
相关代理商/技术参数
参数描述
BU-S802 制造商:Fuji Electric 功能描述:
BU-S803 制造商:Fuji Electric 功能描述:
BUS98 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors
BUS98/D 制造商:未知厂家 制造商全称:未知厂家 功能描述:SWITCHMODE? Series NPN Silicon Power Transistors
BUS98A 制造商:ONSEMI 制造商全称:ON Semiconductor 功能描述:SITCHMODE Series NPN Silicon Power Transistors