参数资料
型号: BX80532KC2800D
厂商: INTEL CORP
元件分类: 微控制器/微处理器
英文描述: 32-BIT, 2800 MHz, MICROPROCESSOR
文件页数: 70/129页
文件大小: 1640K
代理商: BX80532KC2800D
Intel Xeon Processor with 512 KB L2 Cache
Datasheet
45
3.0
Front Side Bus Signal Quality Specifications
This section documents signal quality metrics used to derive topology and routing guidelines
through simulation. All specifications are made at the processor core (pad measurements).
Source synchronous data transfer requires the clean reception of data signals and their associated
strobes. Ringing below receiver thresholds, non-monotonic signal edges, and excessive voltage
swing will adversely affect system timings. Ringback and signal non-monotinicity cannot be
tolerated since these phenomena may inadvertently advance receiver state machines. Excessive
signal swings (overshoot and undershoot) are detrimental to silicon gate oxide integrity, and can
cause device failure if absolute voltage limits are exceeded. Additionally, overshoot and
undershoot can degrade timing due to the build up of inter-symbol interference (ISI) effects. For
these reasons, it is crucial that the designer assure acceptable signal quality across all systematic
variations encountered in volume manufacturing.
Specifications for signal quality are for measurements at the processor core only and are only
observable through simulation. The same is true for all front side bus AC timing specifications in
Section 2.13. Therefore, proper simulation of the processor front side bus is the only means to
verify proper timing and signal quality metrics.
3.1
Front Side Bus Clock (BCLK) Signal Quality Specifications
and Measurement Guidelines
Table 21 describes the signal quality specifications at the processor pads for the processor front
side bus clock (BCLK) signals. Figure 20 describes the signal quality waveform for the front side
bus clock at the processor pads.
NOTES:
1. Unless otherwise noted, all specifications in this table apply to all processor frequencies and cache sizes.
2. The rising and falling edge ringback voltage specified is the minimum (rising) or maximum (falling) absolute
voltage the BCLK signal can dip back to after passing the V
IH (rising) or VIL (falling) voltage limits. This
specification is an absolute value.
Table 21. BCLK Signal Quality Specifications
Parameter
Min
Max
Unit
Figure
Notes
BCLK[1:0] Overshoot
N/A
0.30
V
1
BCLK[1:0] Undershoot
N/A
0.30
V
1
BCLK[1:0] Ringback Margin
0.20
N/A
V
1
BCLK[1:0] Threshold Region
N/A
0.10
V
1, 2
相关PDF资料
PDF描述
BX80524R300128 32-BIT, 300 MHz, MICROPROCESSOR, XMA
BZV09/A0332/04 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/14 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BZV09/A0332/37 3A, 250VAC, FEMALE AND MALE, MAINS POWER CONNECTOR
BKT-146-01-F-V 92 CONTACT(S), MALE, STRAIGHT TWO PART BOARD CONNECTOR, SURFACE MOUNT
相关代理商/技术参数
参数描述
BX80532KC2800DU 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits)
BX80532KC2800F 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2.8GHZ - Boxed Product (Development Kits)
BX80532KC3000D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits)
BX80532KC3000H 制造商:Intel 功能描述:MPU XEON NETBURST 64-BIT 0.13UM 3GHZ - Boxed Product (Development Kits)
BX80532KE2000D 制造商:Intel 功能描述:MPU XEON PROCESSOR NETBURST 64-BIT 0.13UM 2GHZ - Boxed Product (Development Kits)