- 您现在的位置：买卖IC网 > PDF目录69322 > BX80536GE1733FJ (INTEL CORP) 1730 MHz, MICROPROCESSOR, CPGA478 PDF资料下载
参数资料
| 型号： | BX80536GE1733FJ |
| 厂商： | INTEL CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 1730 MHz, MICROPROCESSOR, CPGA478 |
| 封装： | FLIP CHIP, MICRO PGA-478 |
| 文件页数： | 6/30页 |
| 文件大小： | 887K |
| 代理商： | BX80536GE1733FJ |
第1页第2页第3页第4页第5页当前第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页
14
Datasheet
Low Power Features
2.2
Enhanced Intel SpeedStep Technology
The Pentium M Processor features Enhanced Intel SpeedStep Technology. Unlike previous
implementations of Intel SpeedStep Technology, this technology enables the processor to switch
between multiple frequency and voltage points instead of two. This will enable superior
performance with optimal power savings. Switching between states is software controlled unlike
previous implementations where the GHI# pin is used to toggle between two states.
Following are the key features of Enhanced Intel SpeedStep Technology:
Multiple voltage/frequency operating points provide optimal performance at the lowest power.
Voltage/Frequency selection is software controlled by writing to processor MSR’s (Model
Specific Registers) thus eliminating chipset dependency.
— If the target frequency is higher than the current frequency, Vcc is ramped up by placing a
new value on the VID pins and the PLL then locks to the new frequency.
— If the target frequency is lower than the current frequency, the PLL locks to the new
frequency and the Vcc is changed through the VID pin mechanism.
— Software transitions are accepted at any time. If a previous transition is in progress, the
new transition is deferred until its completion.
The processor controls voltage ramp rates internally to ensure glitch free transitions.
Low transition latency and large number of transitions possible per second.
— Processor core (including L2 cache) is unavailable for up to 10
s during the frequency
transition
— The bus protocol (BNR# mechanism) is used to block snooping
No bus master arbiter disable required prior to transition and no processor cache flush
necessary.
Improved Intel Thermal Monitor mode.
— When the on-die thermal sensor indicates that the die temperature is too high, the
processor can automatically perform a transition to a lower frequency/voltage specified in
a software programmable MSR.
— The processor waits for a fixed time period. If the die temperature is down to acceptable
levels, an up transition to the previous frequency/voltage point occurs.
— An interrupt is generated for the up and down Intel Thermal Monitor transitions enabling
better system level thermal management.
相关PDF资料 |
PDF描述 |
|---|---|
| RJ80536GE0362M | 1860 MHz, MICROPROCESSOR, PBGA479 |
| RHFXH162373K-01Q | ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, CDFP48 |
| RHRXH162373K-01Q | ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, CDFP48 |
| RHRXH162373K01V | ALVC/VCX/A SERIES, DUAL 8-BIT DRIVER, TRUE OUTPUT, CDFP48 |
| RHRXH162244K-01Q | ALVC/VCX/A SERIES, QUAD 4-BIT DRIVER, TRUE OUTPUT, CDFP48 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| BX80536NC1700EJ | 制造商:Intel 功能描述:MPU CELERON PROCESSOR 390 RISC 64-BIT 90NM 1.7GHZ 1.05V - Boxed Product (Development Kits) |
| BX80537T5500 S L9SH | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5500 64-Bit 65nm 1.66GHz 1.05V 478-Pin FCPGA6 |
| BX80537T5500 S L9U4 | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5500 64-Bit 65nm 1.66GHz 1.05V 478-Pin uFCPGA |
| BX80537T5600 S L9SG | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5600 64-Bit 65nm 1.83GHz 1.05V 478-Pin FCPGA6 |
| BX80537T5600 S L9U3 | 制造商:Intel 功能描述:MPU Core?2 Duo Processor T5600 64-Bit 65nm 1.83GHz 1.05V 478-Pin uFCPGA |
发布紧急采购，3分钟左右您将得到回复。