Page 6
DS003-1.1 JAN02
PRELIMINARYC8051F020/1/2/3
18.3.SMBus Transfer Modes.................................................................................................185
18.3.1. Master Transmitter Mode ....................................................................................185
18.3.2. Master Receiver Mode.........................................................................................185
18.3.3. Slave Transmitter Mode.......................................................................................186
18.3.4. Slave Receiver Mode...........................................................................................186
18.4.SMBus Special Function Registers...............................................................................187
18.4.1. Control Register...................................................................................................187
18.4.2. Clock Rate Register.............................................................................................190
18.4.3. Data Register........................................................................................................191
18.4.4. Address Register..................................................................................................191
18.4.5. Status Register .....................................................................................................192
19. SERIAL PERIPHERAL INTERFACE BUS (SPI0)........................................................195
19.1.Signal Descriptions........................................................................................................196
19.1.1. Master Out, Slave In (MOSI) ..............................................................................196
19.1.2. Master In, Slave Out (MISO) ..............................................................................196
19.1.3. Serial Clock (SCK)..............................................................................................196
19.1.4. Slave Select (NSS)...............................................................................................196
19.2.SPI0 Operation ..............................................................................................................197
19.3.Serial Clock Timing ......................................................................................................198
19.4.SPI Special Function Registers .....................................................................................199
20. UART0..................................................................................................................................203
20.1.UART0 Operational Modes ..........................................................................................204
20.1.1. Mode 0: Synchronous Mode................................................................................204
20.1.2. Mode 1: 8-Bit UART, Variable Baud Rate .........................................................205
20.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate..............................................................206
20.1.4. Mode 3: 9-Bit UART, Variable Baud Rate .........................................................207
20.2.Multiprocessor Communications...................................................................................208
20.3.Frame and Transmission Error Detection......................................................................209
21. UART1..................................................................................................................................213
21.1.UART1 Operational Modes ..........................................................................................214
21.1.1. Mode 0: Synchronous Mode................................................................................214
21.1.2. Mode 1: 8-Bit UART, Variable Baud Rate .........................................................215
21.1.3. Mode 2: 9-Bit UART, Fixed Baud Rate..............................................................216
21.1.4. Mode 3: 9-Bit UART, Variable Baud Rate .........................................................217
21.2.Multiprocessor Communications...................................................................................218
21.3.Frame and Transmission Error Detection......................................................................219
22. TIMERS................................................................................................................................223
22.1.Timer 0 and Timer 1......................................................................................................225
22.1.1. Mode 0: 13-bit Counter/Timer.............................................................................225
22.1.2. Mode 1: 16-bit Counter/Timer.............................................................................226
22.1.3. Mode 2: 8-bit Counter/Timer with Auto-Reload.................................................227
22.1.4. Mode 3: Two 8-bit Counter/Timers (Timer 0 Only) ...........................................228
22.2.Timer 2
.......................................................................................................................232
22.2.1. Mode 0: 16-bit Counter/Timer with Capture.......................................................233
22.2.2. Mode 1: 16-bit Counter/Timer with Auto-Reload...............................................234