- 您现在的位置：买卖IC网 > PDF目录1200 > C8051F124DK-K (Silicon Laboratories Inc)DEV KIT FOR F124/F125/F126/F127 PDF资料下载
参数资料
| 型号： | C8051F124DK-K |
| 厂商： | Silicon Laboratories Inc |
| 文件页数： | 6/12页 |
| 文件大小： | 0K |
| 描述： | DEV KIT FOR F124/F125/F126/F127 |
| 标准包装： | 1 |
C8051F12x-DK
6.1. System Clock Sources
The C8051F120 device installed on the target board features a calibrated programmable internal oscillator which is
enabled as the system clock source on reset. After reset, the internal oscillator operates at a frequency of
3.0625MHz (+/-2%) by default but may be configured by software to operate at other frequencies. Therefore, in
many applications an external oscillator is not required. However, an external 22.1184 MHz crystal is installed on the
target board for additional applications. Refer to the C8051F12x data sheet for more information on configuring the
system clock source.
6.2.
Switches and LEDs
Two switches are provided on the target board. Switch SW1 is connected to the RESET pin of the C8051F120.
Pressing SW1 puts the device into its hardware-reset state. Switch SW2 is connected to the C8051F120’s general
purpose I/O (GPIO) pin through headers. Pressing SW2 generates a logic low signal on the port pin. Remove the
shorting block from the header to disconnect SW2 from the port pins. The port pin signal is also routed to a pin on
the J24 I/O connector. See Table 1 for the port pins and headers corresponding to each switch.
Two LEDs are also provided on the target board. The red LED labeled PWR is used to indicate a power connection
to the target board. The green LED labeled with a port pin name is connected to the C8051F120’s GPIO pin
through headers. Remove the shorting block from the header to disconnect the LED from the port pin. The port pin
signal is also routed to a pin on the J24 I/O connector. See Table 1 for the port pins and headers corresponding to
each LED.
Table 1. Target Board I/O Descriptions
6.3.
Description
SW1
SW2
Green LED
Red LED
Target Board JTAG Interface (J4)
I/O
Reset
P3.7
P1.6
PWR
Header
none
J1
J3
none
The JTAG connector (J4) provides access to the JTAG pins of the C8051F120. It is used to connect the Serial
Adapter or the USB Debug Adapter to the target board for in-circuit debugging and Flash programming. Table 2
shows the JTAG pin definitions.
Table 2. JTAG Connector Pin Descriptions
6
Pin #
1
2, 3, 9
4
5
6
7
8, 10
Description
+3VD (+3.3VDC)
GND (Ground)
TCK
TMS
TDO
TDI
Not Connected
Rev. 0.7
相关PDF资料 |
PDF描述 |
|---|---|
| C8051F226DK-K | DEV KIT F220/221/226/230/231/236 |
| C8051F300DK-K | DEV KIT FOR F300/301/302/304/305 |
| C8051F310DK-K | DEV KIT FOR C8051F310/F311 |
| C8051F320DK-U | DEV KIT FOR C8051F320/F321 |
| C850-260-WHX | CIRCUIT PROT 260MA 850VIMP TBU |
相关代理商/技术参数 |
参数描述 |
|---|---|
| C8051F124DK-T | 功能描述:DEV KIT FOR F124/F125/F126/F127 RoHS:否 类别:编程器，开发系统 >> 过时/停产零件编号 系列:- 标准包装:1 系列:- 类型:MCU 适用于相关产品:Freescale MC68HC908LJ/LK（80-QFP ZIF 插口） 所含物品:面板、缆线、软件、数据表和用户手册 其它名称:520-1035 |
| C8051F124-GQ | 功能描述:8位微控制器 -MCU 50MIPS 128KB 12ADC 100P MCU RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F124-GQR | 功能描述:8位微控制器 -MCU 50MIPS 128KB 12ADC Tape and Reel RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F124R | 功能描述:8位微控制器 -MCU 50M/ADC 12/100Pin RoHS:否 制造商:Silicon Labs 核心:8051 处理器系列:C8051F39x 数据总线宽度:8 bit 最大时钟频率:50 MHz 程序存储器大小:16 KB 数据 RAM 大小:1 KB 片上 ADC:Yes 工作电源电压:1.8 V to 3.6 V 工作温度范围:- 40 C to + 105 C 封装 / 箱体:QFN-20 安装风格:SMD/SMT |
| C8051F124TB | 功能描述:开发板和工具包 - 8051 With C8051F124 MCU RoHS:否 制造商:Silicon Labs 产品:Development Kits 工具用于评估:C8051F960, Si7005 核心: 接口类型:USB 工作电源电压: |
发布紧急采购，3分钟左右您将得到回复。