参数资料
| 型号： | CA3140M |
| 厂商： | Intersil |
| 文件页数： | 22/23页 |
| 文件大小： | 0K |
| 描述： | IC OP AMP BIMOS 4.5MHZ 8-SOIC |
| 标准包装： | 98 |
| 放大器类型： | 通用 |
| 电路数： | 1 |
| 转换速率： | 9 V/µs |
| 增益带宽积： | 4.5MHz |
| 电流 - 输入偏压： | 10pA |
| 电压 - 输入偏移： | 5000µV |
| 电流 - 电源： | 4mA |
| 电流 - 输出 / 通道： | 40mA |
| 电压 - 电源，单路/双路(±)： | 4 V ~ 36 V，±2 V ~ 18 V |
| 工作温度： | -55°C ~ 125°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 管件 |
8
FN957.10
July 11, 2005
Bandwidth and Slew Rate
For those cases where bandwidth reduction is desired, for
example, broadband noise reduction, an external capacitor
connected between Terminals 1 and 8 can reduce the open
loop -3dB bandwidth. The slew rate will, however, also be
proportionally reduced by using this additional capacitor.
Thus, a 20% reduction in bandwidth by this technique will
also reduce the slew rate by about 20%.
Figure 5 shows the typical settling time required to reach
1mV or 10mV of the final value for various levels of large
signal inputs for the voltage follower and inverting unity gain
amplifiers.
The exceptionally fast settling time characteristics are largely
due to the high combination of high gain and wide bandwidth
of the CA3140; as shown in Figure 6.
Input Circuit Considerations
As mentioned previously, the amplifier inputs can be driven
below the Terminal 4 potential, but a series current limiting
resistor is recommended to limit the maximum input terminal
current to less than 1mA to prevent damage to the input
protection circuitry.
Moreover, some current limiting resistance should be
provided between the inverting input and the output when
FIGURE 4. METHODS OF UTILIZING THE VCE(SAT) SINKING CURRENT CAPABILITY OF THE CA3140 SERIES
3
2
4
CA3140
7
6
LOAD
RL
RS
MT2
MT1
30V
NO LOAD
120VAC
3
2
4
CA3140
7
6
V+
+HV
LOAD
RL
FIGURE 5A. WAVEFORM
FIGURE 5B. TEST CIRCUITS
FIGURE 5. SETTLING TIME vs INPUT VOLTAGE
SETTLING TIME (
s)
0.1
IN
PUT
V
O
L
T
A
G
E
(V)
1.0
10
SUPPLY VOLTAGE: VS = ±15V
TA = 25
oC
1mV
10mV
1mV
10mV
FOLLOWER
INVERTING
LOAD RESISTANCE (RL) = 2k
LOAD CAPACITANCE (CL) = 100pF
10
8
6
4
2
0
-2
-4
-6
-8
-10
10mV
3
2
CA3140
6
SIMULATED
LOAD
4
-15V
0.1
F
5.11k
0.1
F
7
+15V
5k
2k
100pF
5k
INVERTING
SETTLING POINT
200
4.99k
D1
1N914
D2
1N914
2
CA3140
6
SIMULATED
LOAD
4
-15V
0.1
F
0.1
F
7
+15V
2k
100pF
0.05
F
2k
3
10k
FOLLOWER
CA3140, CA3140A
相关PDF资料 |
PDF描述 |
|---|---|
| CA3140AE | IC OP AMP BIMOS 4.5MHZ 8-PDIP |
| MAX366EPA+ | IC CIRCUIT PROT SIGNAL-LINE 8DIP |
| MC33502PG | IC OPAMP DUAL R-R 1V 8DIP |
| MAX367CWN+T | IC CIRC PROT SIGNAL-LINE 18-SOIC |
| MAX366ESA+T | IC CIRC PROT SIGNAL-LINE 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CA3140M96 | 功能描述:IC OP AMP 4.5MHZ BIMOS 8-SOIC RoHS:否 类别:集成电路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 标准包装:1 系列:- 放大器类型:通用 电路数:4 输出类型:满摆幅 转换速率:0.6 V/µs 增益带宽积:1MHz -3db带宽:- 电流 - 输入偏压:2pA 电压 - 输入偏移:1000µV 电流 - 电源:85µA 电流 - 输出 / 通道:20mA 电压 - 电源，单路/双路(±):1.8 V ~ 6 V 工作温度:-40°C ~ 125°C 安装类型:表面贴装 封装/外壳:14-SOIC（0.154"，3.90mm 宽） 供应商设备封装:14-SOICN 包装:剪切带 (CT) 产品目录页面:680 (CN2011-ZH PDF) 其它名称:MCP6L04T-E/SLCT |
| CA3140MZ | 功能描述:运算放大器 - 运放 OPAMP 4.5MHZ LWBIAS RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| CA3140MZ96 | 功能描述:运算放大器 - 运放 OPAMP 4 5MHZ LWBIAS MILEL RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| CA3140MZ96S2705 | 制造商:Intersil Corporation 功能描述:CISCO, CA3140MZ96 W/CONTAINER LABELING - Rail/Tube |
| CA3140R1167 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。