- 您现在的位置：买卖IC网 > PDF目录379729 > CA3318CE (HARRIS SEMICONDUCTOR) CMOS Video Speed, 8-Bit, Flash A/D Converter PDF资料下载
参数资料
| 型号： | CA3318CE |
| 厂商： | HARRIS SEMICONDUCTOR |
| 元件分类： | ADC |
| 英文描述： | CMOS Video Speed, 8-Bit, Flash A/D Converter |
| 中文描述： | 1-CH 8-BIT FLASH METHOD ADC, PARALLEL ACCESS, PDIP24 |
| 文件页数： | 9/12页 |
| 文件大小： | 86K |
| 代理商： | CA3318CE |
4-17
1
/
4
Point Trims
The
1
/
4
,
1
/
2
and
3
/
4
points on the reference ladder are
brought out for linearity adjusting or if the user wishes to
create a nonlinear transfer function. The
1
/
4
points can be
driven by the reference drivers shown (Figure 12) or by 2-K
pots connected between V
REF
+ and V
REF
-. The
1
/
2
(mid-)
point should be set first by applying an input of 257/512 x
(V
REF
) and adjusting for an output changing from 128 to
129. Similarly the
1
/
4
and
3
/
4
points can be set with inputs of
129/512 and 385/512 x (V
REF
) and adjusting for counts of
192 to 193 and 64 to 65. (Note that the points are actually
1
/
4
,
1
/
2
and
3
/
4
of full scale +1 LSB.)
9-Bit Resolution
To obtain 9-bit resolution, two CA3318s can be wired together.
Necessary ingredients include an open-ended ladder net-
work, an overflow indicator, three-state outputs, and chip-
enable controls - all of which are available on the CA3318.
The first step for connecting a 9-bit circuit is to totem-pole
the ladder networks, as illustrated in Figure 13. Since the
absolute resistance value of each ladder may vary, external
trim of the mid-reference voltage may be required.
The overflow output of the lower device now becomes the
ninth bit. When it goes high, all counts must come from the
upper device. When it goes low, all counts must come from
the lower device. This is done simply by connecting the lower
overtlow signal to the CE1 control of the lower A/D converter
and the CE2 control of the upper A/D converter. The three-
state outputs of the two devices (bits 1 through 8) are now
connected in parallel to complete the circuitry. The complete
circuit for a 9-bit A/D converter is shown in Figure 13.
Grounding/Bypassing
The analog and digital supply grounds of a system should be
kept separate and only connected at the A/D. This keeps
digital ground noise out of the analog data to be converted.
Reference drivers, input amps, reference taps, and the V
AA
supply should be bypassed at the A/D to the analog side of
the ground. See Figure 15 for a block diagram of this con-
cept. All capacitors shown should be low impedance 0.1
μ
F
ceramics and should be mounted as close to the A/D as pos-
sible. If V
AA
+ is derived from V
DD
, a small (10
resistor or
inductor and additional filtering (4.7
μ
F tantalum) may be
used to keep digital noise out of the analog system.
Input Loading
The CA3318 outputs a current pulse to the V
lN
terminal at
the start of every sample period. This is due to capacitor
charging and switch feedthrough and varies with input volt-
age and sampling rate. The signal source must be capable
of recovering from the pulse before the end of the sample
period to guarantee a valid signal for the A/D to convert.
Suitable high speed amplifiers include the HA-5033,
HA-2542; and CA3450. Figure 16 is an example of an ampli-
fier which recovers fast enough for sampling at 15MHz.
Output Loading
The CMOS digital output stage, although capable of driving
large loads, will reflect these loads into the local ground. It is
recommended that a local QMOS buffer such as
CD74HC541 E be used to isolate capacitive loads.
Definitions
Dynamic Performance Definitions
Fast Fourier Transform (FFT) techniques are used to evaluate
the dynamic performance of the converter. A low distortion sine
wave is applied to the input, it is sampled, and the output is
stored in RAM. The data is then transformed into the frequency
domain with a 4096 point FFT and analyzed to evaluate the
dynamic performance of the A/D. The sine wave input to the
part is -0.5dB down from fullscale for all these tests.
Signal-to-Noise (SNR)
SNR is the measured RMS signal to RMS noise at a
specified input and sampling frequency. The noise is the
RMS sum of all of the spectral components except the
fundamental and the first five harmonics.
+10V TO 30V
INPUT
3
2
1
8
4
7
6
+
10
μ
F, TAN
18
(NOTE)
5K
IOT
V
REF
+
(PIN 22)
4.7
μ
F,
TAN/IOV
CW
(NOTE)
1.5K
CA3085E
+
NOTE: Bypass V
REF
+ to analog GND near A/D with 0.1
μ
F ceramic
cap. Parts noted should have low temperature drift.
FIGURE 11. TYPICAL VOLTAGE REFERENCE SOURCE FOR
DRIVING V
REF
+ INPUT
10
3
/
4
REF
(PIN 23)
10
1
/
2
REF
(PIN 20)
10
1
/
4
REF
(PIN 10)
CW
CW
CW
V
REF
+
(PIN 22)
1K
IOT
510
+10V TO +30V
3
4
11
2
1
1K
IOT
1K
IOT
510
7
8
5
6
10
9
+
-
+
-
+
-
NOTES:
1. All Op Amps =
3
/
4
CA324E.
2. Bypass all reference points to analog ground near A/D with 0.1
μ
F
ceramic caps.
3. Adjust V
REF+
first, then
1
/
3
,
3
/
4
and
1
/
4
points.
FIGURE 12. TYPICAL
1
/
4
POINT DRIVERS FOR ADJUSTING
LINEARITY (USE FOR MAXIMUM LINEARITY)
CA3318
相关PDF资料 |
PDF描述 |
|---|---|
| CA3318CM | CMOS Video Speed, 8-Bit, Flash A/D Converter |
| CA3338AD | CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
| CA3338AE | CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
| CA3338AM | CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
| CA3338D | CMOS Video Speed, 8-Bit, 50 MSPS, R2R D/A Converters |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CA3318C-E | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Converter IC |
| CA3318CH DIE | 制造商:Harris Corporation 功能描述: |
| CA3318CM | 制造商:INTERSIL 制造商全称:Intersil Corporation 功能描述:CMOS Video Speed, 8-Bit, Flash A/D Converter |
| CA33294-345 | 制造商:ITT Interconnect Solutions 功能描述:CA3100ER18-15P-F9 - Bulk |
| CA33298-1955 | 制造商:ITT Interconnect Solutions 功能描述:CA3100ER28-12P-F9 - Bulk |
发布紧急采购，3分钟左右您将得到回复。