参数资料
| 型号： | CA3420E |
| 厂商： | Intersil |
| 文件页数： | 5/5页 |
| 文件大小： | 0K |
| 描述： | IC OP AMP 0.5MHZ LOWINPUT 8-DIP |
| 标准包装： | 50 |
| 放大器类型： | 通用 |
| 电路数： | 1 |
| 输出类型： | 满摆幅 |
| 转换速率： | 0.5 V/µs |
| 增益带宽积： | 500kHz |
| 电流 - 输入偏压： | 0.05pA |
| 电压 - 输入偏移： | 5000µV |
| 电流 - 电源： | 450µA |
| 电流 - 输出 / 通道： | 2.6mA |
| 电压 - 电源，单路/双路(±)： | 2 V ~ 20 V，±1 V ~ 10 V |
| 工作温度： | -55°C ~ 125°C |
| 安装类型： | 通孔 |
| 封装/外壳： | 8-DIP（0.300"，7.62mm） |
| 供应商设备封装： | 8-PDIP |
| 包装： | 管件 |
5
All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems.
Intersil Corporation’s quality certifications can be viewed at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without
notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and
reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result
from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com
FN1320.9
October 4, 2005
CA3420
Dual-In-Line Plastic Packages (PDIP)
CL
E
eA
C
eB
eC
-B-
E1
INDEX
12 3
N/2
N
AREA
SEATING
BASE
PLANE
-C-
D1
B1
B
e
D
D1
A
A2
L
A1
-A-
0.010 (0.25)
C A
M
BS
NOTES:
1. Controlling Dimensions: INCH. In case of conflict between
English and Metric dimensions, the inch dimensions control.
2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
3. Symbols are defined in the “MO Series Symbol List” in Section
2.2 of Publication No. 95.
4. Dimensions A, A1 and L are measured with the package seated
in JEDEC seating plane gauge GS-3.
5. D, D1, and E1 dimensions do not include mold flash or protru-
sions. Mold flash or protrusions shall not exceed 0.010 inch
(0.25mm).
6. E and
are measured with the leads constrained to be per-
pendicular to datum
.
7. eB and eC are measured at the lead tips with the leads uncon-
strained. eC must be zero or greater.
8. B1 maximum dimensions do not include dambar protrusions.
Dambar protrusions shall not exceed 0.010 inch (0.25mm).
9. N is the maximum number of terminal positions.
10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3,
E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch
(0.76 - 1.14mm).
eA
-C-
E8.3 (JEDEC MS-001-BA ISSUE D)
8 LEAD DUAL-IN-LINE PLASTIC PACKAGE
SYMBOL
INCHES
MILLIMETERS
NOTES
MIN
MAX
MIN
MAX
A-
0.210
-
5.33
4
A1
0.015
-
0.39
-4
A2
0.115
0.195
2.93
4.95
-
B
0.014
0.022
0.356
0.558
-
B1
0.045
0.070
1.15
1.77
8, 10
C
0.008
0.014
0.204
0.355
-
D
0.355
0.400
9.01
10.16
5
D1
0.005
-
0.13
-5
E
0.300
0.325
7.62
8.25
6
E1
0.240
0.280
6.10
7.11
5
e
0.100 BSC
2.54 BSC
-
eA
0.300 BSC
7.62 BSC
6
eB
-
0.430
-
10.92
7
L
0.115
0.150
2.93
3.81
4
N8
8
9
Rev. 0 12/93
相关PDF资料 |
PDF描述 |
|---|---|
| CA5260M | IC OP AMP DUAL 3MHZ 8-SOIC |
| CA5420AM | IC OP AMP 0.5MHZ 8-SOIC |
| CLAMP04 | CLAMP TO220 USE WITH HS29 |
| CS3003-FS | IC OP AMP LOW NOISE/PWR 8-SOIC |
| CS3004-FS | IC OP AMP DUAL LOW NOISE 8-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CA3420EZ | 功能描述:运算放大器 - 运放 W/ANNEAL OPAMP 0 5MHZ LWINPUT MIL RoHS:否 制造商:STMicroelectronics 通道数量:4 共模抑制比（最小值）:63 dB 输入补偿电压:1 mV 输入偏流（最大值）:10 pA 工作电源电压:2.7 V to 5.5 V 安装风格:SMD/SMT 封装 / 箱体:QFN-16 转换速度:0.89 V/us 关闭:No 输出电流:55 mA 最大工作温度:+ 125 C 封装:Reel |
| CA3420S | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| CA3420T | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Analog IC |
| CA3420W WAF | 制造商:Harris Corporation 功能描述: |
| CA3424-000 | 制造商:TE Connectivity 功能描述:55 CABLE - Cable Rools/Shrink Tubing 制造商:TE Connectivity 功能描述:CA3424-000 |
发布紧急采购，3分钟左右您将得到回复。