- 您现在的位置：买卖IC网 > PDF目录15171 > CAT1021YI-42-GT3 (ON Semiconductor)IC SUPERVISOR CPU 2K EEPR 8TSSOP PDF资料下载
参数资料
| 型号： | CAT1021YI-42-GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 9/20页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR CPU 2K EEPR 8TSSOP |
| 标准包装： | 3,000 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 开路漏极或开路集电极 |
| 复位： | 高有效/低有效 |
| 复位超时： | 最小为 130 ms |
| 电压 - 阀值： | 4.25V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
CAT1021, CAT1022, CAT1023
EMBEDDED EEPROM OPERATON
The CAT1021/22/23 feature a 2 ? kbit embedded serial
EEPROM that supports the I 2 C Bus data transmission
protocol. This Inter ? Integrated Circuit Bus protocol defines
any device that sends data to the bus to be a transmitter and
any device receiving data to be a receiver. The transfer is
controlled by the Master device which generates the serial
clock and all START and STOP conditions for bus access.
Both the Master device and Slave device can operate as
either transmitter or receiver, but the Master device controls
which mode is activated.
I 2 C Bus Protocol
The features of the I 2 C bus protocol are defined as
follows:
1. Data transfer may be initiated only when the bus is
not busy.
2. During a data transfer, the data line must remain
stable whenever the clock line is high. Any
changes in the data line while the clock line is high
will be interpreted as a START or STOP condition.
Start Condition
The START Condition precedes all commands to the
device, and is defined as a HIGH to LOW transition of SDA
when SCL is HIGH. The CAT1021/22/23 monitor the SDA
and SCL lines and will not respond until this condition is
met.
Stop Condition
A LOW to HIGH transition of SDA when SCL is HIGH
determines the STOP condition. All operations must end
with a STOP condition.
DEVICE ADDRESSING
The Master begins a transmission by sending a START
condition. The Master sends the address of the particular
slave device it is requesting. The four most significant bits
of the 8 ? bit slave address are programmable in metal and the
default is 1010.
The last bit of the slave address specifies whether a Read
or Write operation is to be performed. When this bit is set to
1, a Read operation is selected, and when set to 0, a Write
operation is selected.
After the Master sends a START condition and the slave
address byte, the CAT1021/22/23 monitors the bus and
responds with an acknowledge (on the SDA line) when its
address matches the transmitted slave address. The
CAT1021/22/23 then perform a Read or Write operation
depending on the R/W bit.
SCL
tF
tLOW
tHIGH
tLOW
tR
tSU:STA
tHD:STA
tHD:DAT
tSU:DAT
tSU:STO
SDA IN
tAA
tDH
tBUF
SDA OUT
Figure 3. Bus Timing
SCL
SDA
8TH BIT
BYTE n
ACK
tWR
STOP
CONDITION
Figure 4. Write Cycle Timing
http://onsemi.com
9
START
CONDITION
ADDRESS
相关PDF资料 |
PDF描述 |
|---|---|
| RCM28DSES-S243 | CONN EDGECARD 56POS .156 EYELET |
| ISL6545AIRZ | IC REG CTRLR BST PWM VM 10-DFN |
| VI-J4M-EW-F4 | CONVERTER MOD DC/DC 10V 100W |
| VI-J4M-EW-F2 | CONVERTER MOD DC/DC 10V 100W |
| HIP6301CBZ | IC REG CTRLR BUCK PWM 20-SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT1021YI-42T2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1021YI-42-T2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1021YI-42T3 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1021YI-42-T3 | 功能描述:监控电路 2K bit 4.2V Ind Temp RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1021YI-42TE13 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
发布紧急采购，3分钟左右您将得到回复。