- 您现在的位置：买卖IC网 > PDF目录169490 > CAT1022ZD4E-42TE13 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, DSO8 PDF资料下载
参数资料
| 型号： | CAT1022ZD4E-42TE13 |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, DSO8 |
| 封装： | LEAD AND HALOGEN FREE, 3 X 3 MM, 0.80 MM HEIGHT, MO-229, TDFN-8 |
| 文件页数： | 2/20页 |
| 文件大小： | 149K |
| 代理商： | CAT1022ZD4E-42TE13 |
10
CAT1021, CAT1022, CAT1023
Doc. No. 3009, Rev. K
ACKNOWLEDGE
After a successful data transfer, each receiving device
is required to generate an acknowledge. The
acknowledging device pulls down the SDA line during
the ninth clock cycle, signaling that it received the 8 bits
of data.
All devices respond with an acknowledge after receiving
a START condition and its slave address. If the device
has been selected along with a write operation, it
responds with an acknowledge after receiving each 8-
bit byte.
When a device begins a READ mode it transmits 8 bits
of data, releases the SDA line and monitors the line for
an acknowledge. Once it receives this acknowledge, the
device will continue to transmit data. If no acknowledge
is sent by the Master, the device terminates data
transmission and waits for a STOP condition.
WRITE OPERATIONS
Byte Write
In the Byte Write mode, the Master device sends the
START condition and the slave address information (with
the R/
W bit set to zero) to the Slave device. After the Slave
generates an acknowledge, the Master sends a 8-bit
address that is to be written into the address pointers of
the device. After receiving another acknowledge from the
Slave, the Master device transmits the data to be written
into the addressed memory location. The device
acknowledges once more and the Master generates the
STOP condition. At this time, the device begins an
internal programming cycle to non-volatile memory. While
the cycle is in progress, the device will not respond to any
request from the Master device.
Figure 7. Slave Address Bits
CAT
Default Configuration
1
010
0
R/W
START BIT
SDA
STOP BIT
SCL
Figure 5. Start/Stop Timing
ACKNOWLEDGE
1
START
SCL FROM
MASTER
89
DATA OUTPUT
FROM TRANSMITTER
DATA OUTPUT
FROM RECEIVER
Figure 6. Acknowledge Timing
相关PDF资料 |
PDF描述 |
|---|---|
| CAT1022ZD4I-25TE13 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, DSO8 |
| CAT1022LE-45 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDIP8 |
| CAT1022RE-25TE13 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| CAT1022RI-42 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
| CAT1022YI-28TE13 | 1-CHANNEL POWER SUPPLY MANAGEMENT CKT, PDSO8 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT1022ZD4E-45TE13 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-25-GT2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-25-GT3 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-25T2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
| CAT1022ZD4I-25-T2 | 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM, Manual Reset and Watchdog Timer |
发布紧急采购，3分钟左右您将得到回复。