参数资料
型号: CAT1024LA-30
厂商: ON SEMICONDUCTOR
元件分类: 电源管理
英文描述: 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8
封装: LEAD AND HALOGEN FREE, PLASTIC, DIP-8
文件页数: 15/17页
文件大小: 110K
代理商: CAT1024LA-30
7
Preliminary Information
CAT1024, CAT1025
Doc No. 3008, Rev. H
including write operations. If the Reset output(s) are
active, in progress communications to the EEPROM are
aborted and no new communications are allowed. In this
condition an internal write cycle to the memory can not be
started, but an in progress internal non-volatile memory
write cycle can not be aborted. An internal write cycle
initiated before the Reset condition can be successfully
finished if there is enough time (5ms) before VCC reaches
the minimum value of 2V.
In addition, the CAT1025 includes a Write Protection Input
which when tied to V
CC will disable any write operations
to the device.
DEVICE OPERATION
Reset Controller Description
The CAT1024/25 precision RESET controllers ensure
correct system operation during brownout and power
up/down conditions. They are configured with open
drain RESET outputs.
During power-up, the RESET outputs remain active
until VCC reaches the VTH threshold and will continue
driving the outputs for approximately 200ms (tPURST)
after reaching VTH. After the tPURST timeout interval, the
device will cease to drive the reset outputs. At this point
the reset outputs will be pulled up or down by their
respective pull up/down resistors.
During power-down, the RESET outputs will be active
when VCC falls below VTH. The RESET output will be
valid so long as VCC is >1.0V (VRVALID). The device is
designed to ignore the fast negative going VCC transient
pulses (glitches).
Reset output timing is shown in Figure 1.
Manual Reset Operation
The
RESET pin can operate as reset output and manual
reset input. The input is edge triggered; that is, the
RESET input will initiate a reset timeout after detecting
a high to low transition.
When
RESET I/O is driven to the active state, the 200
msec timer will begin to time the reset interval. If external
reset is shorter than 200 ms, Reset outputs will remain
active at least 200 ms.
CAT1024/25 also have a separate manual reset input.
Driving the
MR input low by connecting a pushbutton
(normally open) from
MR pin to GND will generate a
reset condition. The input has a internal pull up resistor.
Reset remains asserted while
MR is low and for the
Reset Timeout period after
MR input has gone high.
Glitches shorter than 100 ns on
MR input will not
generate a reset pulse. No external debouncing circuits
are required. Manual reset operation using
MR input is
shown in Figure 2.
Hardware Data Protection
The CAT1024/25 family has been designed to solve
many of the data corruption issues that have long been
associated with serial EEPROMs. Data corruption occurs
when incorrect data is stored in a memory location which
is assumed to hold correct data.
Whenever the device is in a Reset condition, the
embedded EEPROM is disabled for all operations,
相关PDF资料
PDF描述
CAT1024PA-45 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDIP8
CAT1024RD2A-28 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8
CP2001-9DGW 2-OUTPUT 152 W DC-DC REG PWR SUPPLY MODULE
CP2101-9I 2-OUTPUT 138 W DC-DC REG PWR SUPPLY MODULE
CAT1024ZD4A-25 1-CHANNEL POWER SUPPLY SUPPORT CKT, DSO8
相关代理商/技术参数
参数描述
CAT1024LE-25TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset
CAT1024LE-28TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset
CAT1024LE-30TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset
CAT1024LE-42TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset
CAT1024LE-45TE13 制造商:CATALYST 制造商全称:Catalyst Semiconductor 功能描述:Supervisory Circuits with I2C Serial 2k-bit CMOS EEPROM and Manual Reset