- 您现在的位置：买卖IC网 > PDF目录257685 > CAT1320YI-28TE13 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 PDF资料下载
参数资料
| 型号： | CAT1320YI-28TE13 |
| 元件分类： | 电源管理 |
| 英文描述： | 1-CHANNEL POWER SUPPLY SUPPORT CKT, PDSO8 |
| 封装： | LEAD AND HALOGEN FREE, MO-153-AA, TSSOP-8 |
| 文件页数： | 15/18页 |
| 文件大小： | 147K |
| 代理商： | CAT1320YI-28TE13 |
6
CAT1320, CAT1321
Advance Information
Doc. No. 25085, Rev. 00
When
RESET I/O is driven to the active state, the 200
msec timer will begin to time the reset interval. If external
reset is shorter than 200 ms, Reset outputs will remain
active at least 200 ms.
Glitches shorter than 100 ns on
RESET input will not
generate a reset pulse.
Hardware Data Protection
The CAT1320/21 family has been designed to solve
many of the data corruption issues that have long been
associated with serial EEPROMs. Data corruption occurs
when incorrect data is stored in a memory location which
is assumed to hold correct data.
Whenever the device is in a Reset condition, the embedded
EEPROM is disabled for all operations, including write
operations. If the Reset output is active, in progress
communications to the EEPROM are aborted and no new
communications are allowed. In this condition an internal
write cycle to the memory can not be started, but an in
progress internal non-volatile memory write cycle can not
be aborted. An internal write cycle initiated before the
Reset condition can be successfully finished if there is
enough time (5ms) before VCC reaches the minimum
value of 2V.
DEVICE OPERATION
Reset Controller Description
The CAT1320/21 precision Reset controllers ensure
correct system operation during brownout and power
up/down conditions. They are configured with open-
drain
RESET/RESET outputs.
During power-up, the
RESET/RESET output remains
active until VCC reaches the VTH threshold and will
continue driving the outputs for approximately 200ms
(tPURST) after reaching VTH. After the tPURST timeout
interval, the device will cease to drive the reset output.
At this point the reset output will be pulled up or down by
their respective pull up/down resistors.
During power-down, the
RESET/RESET output will be
active when VCC falls below VTH. The RESET/RESET
output will be valid so long as VCC is >1.0V (VRVALID).
The device is designed to ignore the fast negative going
VCC transient pulses (glitches).
Reset output timing is shown in Figure 1.
Manual Reset Operation
The
RESET pin can operate as reset output and manual
reset input. The input is edge triggered; that is, the
RESET input will initiate a reset timeout after detecting
a high to low transition.
Figure 1. RESET/RESET Output Timing
GLITCH
t
VCC
PURST
t
PURST
t
RPD
t
RVALID
V
TH
RESET
RPD
t
相关PDF资料 |
PDF描述 |
|---|---|
| CD4046BNSRE4 | PHASE LOCKED LOOP, 1.4 MHz, PDSO16 |
| CEM525 | 2-OUTPUT DC-DC REG PWR SUPPLY MODULE |
| CM1001-7EPD6F | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
| CM1001-7ERD4F | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
| CM1001-7ERD8H | 1-OUTPUT 50 W DC-DC REG PWR SUPPLY MODULE |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT1320YI30 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
| CAT1320YI-30 | 制造商:Catalyst Semiconductor 功能描述: |
| CAT1320YI-30-GT3 | 功能描述:监控电路 CPU SUP W/32K EEPROM RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT1320YI-30-T3 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Tape and Reel |
| CAT1320YI42 | 制造商:ON Semiconductor 功能描述:CPU SUPERVISOR WITH 32K EEPROM - Rail/Tube |
发布紧急采购，3分钟左右您将得到回复。