- 您现在的位置：买卖IC网 > PDF目录15180 > CAT150169MWI-GT3 (ON Semiconductor)IC SUPERVISOR SPI 16K EEPR 8SOIC PDF资料下载
参数资料
| 型号： | CAT150169MWI-GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 8/13页 |
| 文件大小： | 0K |
| 描述： | IC SUPERVISOR SPI 16K EEPR 8SOIC |
| 标准包装： | 3,000 |
| 类型： | 简单复位/加电复位 |
| 监视电压数目： | 1 |
| 输出： | 推挽式，图腾柱 |
| 复位： | 低有效 |
| 复位超时： | 最小为 140 ms |
| 电压 - 阀值： | 4.38V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 8-SOIC（0.154"，3.90mm 宽） |
| 供应商设备封装： | 8-SOIC |
| 包装： | 带卷 (TR) |
CAT15008, CAT15016
WRITE OPERATIONS
The CAT15008/16 device powers up into a write disable
state. The device contains a Write Enable Latch (WEL)
which must be set before attempting to write to the memory
array or to the status register. In addition, the address of the
memory location(s) to be written must be outside the
protected area, as defined by BP0 and BP1 bits from the
status register.
Write Enable and Write Disable
The internal Write Enable Latch and the corresponding
Status Register WEL bit are set by sending the WREN
CS
SCK
instruction to the CAT15008/16. Care must be taken to take
the CS input high after the WREN instruction, as otherwise
the Write Enable Latch will not be properly set. WREN
timing is illustrated in Figure 4. The WREN instruction must
be sent prior any WRITE or WRSR instruction.
The internal write enable latch is reset by sending the
WRDI instruction as shown in Figure 5. Disabling write
operations by resetting the WEL bit, will protect the device
against inadvertent writes.
SI
0
0
0
0
0
1
1
0
SO
Note: Dashed Line = mode (1, 1) ?????
CS
SCK
HIGH IMPEDANCE
Figure 4. WREN Timing
SI
0
0
0
0
0
1
0
0
SO
Note: Dashed Line = mode (1, 1) ?????
Byte Write
HIGH IMPEDANCE
Figure 5. WRDI Timing
Page Write
Once the WEL bit is set, the user may execute a write
sequence, by sending a WRITE instruction, a 16 ? bit address
and data as shown in Figure 6. Only 10 significant address
bits are used by the CAT15008 and 11 by the CAT15016. The
rest are don’t care bits, as shown in Table 11. Internal
programming will start after the low to high CS transition.
During an internal write cycle, all commands, except for
RDSR (Read Status Register) will be ignored. The RDY bit
will indicate if the internal write cycle is in progress
(RDY high), or the device is ready to accept commands
After sending the first data byte to the CAT15008/16, the
host may continue sending data, up to a total of 32 bytes,
according to timing shown in Figure 7. After each data byte,
the lower order address bits are automatically incremented,
while the higher order address bits (page address) remain
unchanged. If during this process the end of page is
exceeded, then loading will “roll over” to the first byte in the
page, thus possibly overwriting previously loaded data.
Following completion of the write cycle, the CAT15008/16
is automatically returned to the write disable state.
(RDY low).
http://onsemi.com
8
相关PDF资料 |
PDF描述 |
|---|---|
| UPM1A472MHD6 | CAP ALUM 4700UF 10V 20% RADIAL |
| VI-B43-EV-F4 | CONVERTER MOD DC/DC 24V 150W |
| CAT150161MWI-GT3 | IC SUPERVISOR SPI 16K EEPR 8SOIC |
| VI-B43-EV-F3 | CONVERTER MOD DC/DC 24V 150W |
| CAT1162WI-28-GT3 | IC SUPERVISOR CPU 16K EEPR 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAT150169SWI-GT3 | 功能描述:监控电路 SUP W/16K SPI EEPROM RoHS:否 制造商:STMicroelectronics 监测电压数: 监测电压: 欠电压阈值: 过电压阈值: 输出类型:Active Low, Open Drain 人工复位:Resettable 监视器:No Watchdog 电池备用开关:No Backup 上电复位延迟（典型值）:10 s 电源电压-最大:5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:UDFN-6 封装:Reel |
| CAT-15106 | 制造商:Thomas & Betts 功能描述: |
| CAT-1583502-5 | 制造商:Samtec Inc 功能描述:CAT - Bulk |
| CAT-15-IX | 功能描述:INSTALL TOOL RED FOR SHR SER RoHS:是 类别:工具 >> 螺线形绕线，伸缩套管 系列:- 标准包装:1 系列:Slit-N-Wrap® |
| CAT-15-PP | 功能描述:INSTALL TOOL ORANGE FOR SHR SER RoHS:是 类别:工具 >> 螺线形绕线，伸缩套管 系列:- 标准包装:1 系列:Slit-N-Wrap® |
发布紧急采购，3分钟左右您将得到回复。