- 您现在的位置：买卖IC网 > Datasheet目录318 > CAV24C64YE-GT3 (ON Semiconductor)IC EEPROM I2C SRL 64KB 8TSSOP Datasheet资料下载
参数资料
| 型号： | CAV24C64YE-GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 4/10页 |
| 文件大小： | 0K |
| 描述： | IC EEPROM I2C SRL 64KB 8TSSOP |
| 标准包装： | 3,000 |
| 格式 - 存储器： | EEPROMs - 串行 |
| 存储器类型： | EEPROM |
| 存储容量： | 64K (8K x 8) |
| 速度： | 100kHz，400kHz |
| 接口： | I²C，2 线串口 |
| 电源电压： | 2.5 V ~ 5.5 V |
| 工作温度： | -40°C ~ 125°C |
| 封装/外壳： | 8-TSSOP（0.173"，4.40mm 宽） |
| 供应商设备封装： | 8-TSSOP |
| 包装： | 带卷 (TR) |
CAV24C64
Power-On Reset (POR)
Each CAV24C64 incorporates Power-On Reset (POR)
circuitry which protects the internal logic against powering
up in the wrong state. The device will power up into Standby
mode after V CC exceeds the POR trigger level and will
power down into Reset mode when V CC drops below the
POR trigger level. This bi-directional POR behavior
protects the device against ‘brown-out’ failure following a
temporary loss of power.
Pin Description
SCL: The Serial Clock input pin accepts the clock signal
generated by the Master.
SDA: The Serial Data I/O pin accepts input data and delivers
output data. In transmit mode, this pin is open drain. Data is
acquired on the positive edge, and is delivered on the
negative edge of SCL.
A 0 , A 1 and A 2 : The Address inputs set the device address
that must be matched by the corresponding Slave address
bits. The Address inputs are hard-wired HIGH or LOW
allowing for up to eight devices to be used (cascaded) on the
same bus. When left floating, these pins are pulled LOW
internally.
WP: When pulled HIGH, the Write Protect input pin
inhibits all write operations. When left floating, this pin is
pulled LOW internally.
Functional Description
The CAV24C64 supports the Inter-Integrated Circuit (I 2 C)
Bus protocol. The protocol relies on the use of a Master
device, which provides the clock and directs bus traffic, and
Slave devices which execute requests. The CAV24C64
operates as a Slave device. Both Master and Slave can
transmit or receive, but only the Master can assign those roles.
SCL
SDA
START
CONDITION
I 2 C Bus Protocol
The 2-wire I 2 C bus consists of two lines, SCL and SDA,
connected to the V CC supply via pull-up resistors. The
Master provides the clock to the SCL line, and either the
Master or the Slaves drive the SDA line. A ‘0’ is transmitted
by pulling a line LOW and a ‘1’ by letting it stay HIGH. Data
transfer may be initiated only when the bus is not busy (see
A.C. Characteristics). During data transfer, SDA must
remain stable while SCL is HIGH.
START/STOP Condition
An SDA transition while SCL is HIGH creates a START
or STOP condition (Figure 2). The START consists of a
HIGH to LOW SDA transition, while SCL is HIGH. Absent
the START, a Slave will not respond to the Master. The
STOP completes all commands, and consists of a LOW to
HIGH SDA transition, while SCL is HIGH.
Device Addressing
The Master addresses a Slave by creating a START
condition and then broadcasting an 8-bit Slave address. For
the CAV24C64, the first four bits of the Slave address are set
to 1010 (Ah); the next three bits, A 2 , A 1 and A 0 , must match
the logic state of the similarly named input pins. The R/W
bit tells the Slave whether the Master intends to read (1) or
write (0) data (Figure 3).
Acknowledge
During the 9 th clock cycle following every byte sent to the
bus, the transmitter releases the SDA line, allowing the
receiver to respond. The receiver then either acknowledges
(ACK) by pulling SDA LOW, or does not acknowledge
(NoACK) by letting SDA stay HIGH (Figure 4). Bus timing
is illustrated in Figure 5.
STOP
CONDITION
Figure 2. Start/Stop Timing
1
0
1
0
A 2
A 1
A 0
R/W
DEVICE ADDRESS
Figure 3. Slave Address Bits
http://onsemi.com
4
相关PDF资料 |
PDF描述 |
|---|---|
| CAV4201TD-GT3 | IC LED DVR 350MA STP-DN TSOT23-5 |
| CB-1377 | PANEL ALUMINUM CHASSIS |
| CBC5300-24C | ENERCHIP EH CBC5300 MODULE |
| CC-ACC-MX51-ETM | ADAPTER TRACE ETM/ETB JTAG |
| CDBMCU-DEBUG | EVAL BD FOR DSP CS48X & CS49X |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CAV24M01WE-GT3 | 功能描述:IC EEPROM 1MBIT 400KHZ 制造商:on semiconductor 系列:汽车级，AEC-Q100 包装:带卷（TR） 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1M（128K x 8） 速度:100kHz，400kHz，1MHz 接口:I2C，2 线串口 电压 - 电源:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商器件封装:8-SOIC 标准包装:3,000 |
| CAV24M01YE-GT3 | 功能描述:IC EEPROM 1MBIT 400KHZ 制造商:on semiconductor 系列:汽车级，AEC-Q100 包装:带卷（TR） 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1M（128K x 8） 速度:100kHz，400kHz，1MHz 接口:I2C，2 线串口 电压 - 电源:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:8-TSSOP 标准包装:3,000 |
| CAV25010VE-GT3 | 功能描述:IC MEM EEPROM 1KB SPI 8SOIC 制造商:on semiconductor 系列:汽车级，AEC-Q100 包装:带卷（TR） 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K（128 x 8） 速度:10MHz 接口:SPI 串行 电压 - 电源:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-SOIC（0.154"，3.90mm 宽） 供应商器件封装:8-SOIC 标准包装:3,000 |
| CAV25010YE-GT3 | 功能描述:IC MEM EEPROM 1KB SPI 8TSSOP 制造商:on semiconductor 系列:汽车级，AEC-Q100 包装:带卷（TR） 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:1K（128 x 8） 速度:10MHz 接口:SPI 串行 电压 - 电源:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-TSSOP（0.173"，4.40mm 宽） 供应商器件封装:8-TSSOP 标准包装:3,000 |
| CAV25020VE-GT3 | 功能描述:IC MEM EEPROM 2KB SPI 8SOIC 制造商:on semiconductor 系列:汽车级，AEC-Q100 包装:带卷（TR） 零件状态:有效 格式 - 存储器:EEPROMs - 串行 存储器类型:EEPROM 存储容量:2K（256 x 8） 速度:10MHz 接口:SPI 串行 电压 - 电源:2.5 V ~ 5.5 V 工作温度:-40°C ~ 125°C（TA） 封装/外壳:8-SOIC（0.173"，4.40mm 宽） 供应商器件封装:8-SOIC 标准包装:3,000 |
发布紧急采购，3分钟左右您将得到回复。