- 您现在的位置：买卖IC网 > PDF目录16461 > CDB3318 (Cirrus Logic Inc)BOARD EVAL FOR CS3318 VOL CTRL PDF资料下载
参数资料
| 型号： | CDB3318 |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 12/17页 |
| 文件大小： | 0K |
| 描述： | BOARD EVAL FOR CS3318 VOL CTRL |
| 标准包装： | 1 |
| 主要目的： | 音频，音量控制 |
| 嵌入式： | 否 |
| 已用 IC / 零件： | CS3318 |
| 主要属性： | 8 个单端模拟输入和输出，USB 或 RS232 接口 |
| 次要属性： | 图形用户界面 |
| 已供物品： | 板 |
| 产品目录页面： | 759 (CN2011-ZH PDF) |
| 相关产品： | CS3318-CQZR-ND - IC ANLG VOL CTRL 8CH 48-LQFP 598-1180-ND - IC ANLG VOL CTRL 8CH DGTL 48LQFP |
| 其它名称： | 598-1497 |
4
Precision Edge
SY89827L
Micrel, Inc.
M9999-073010
hbwhelp@micrel.com or (408) 955-1690
PIN DESCRIPTIONS
Internal
PinNumber
PinName
I/O
Type
P/U
PinFunction
5, 6
HSTL_CLKA
Input
HSTL
Differential clock input selected by CLK_SEL1, SEL1 and SEL2.
/HSTL_CLKA
Canbeleftfloatingifnotselected.Floatinginput,ifselected
produces an indeterminate output. HSTL input signal requires
externaltermination50-to-GND.
2, 3
HSTL_CLKB
Input
HSTL
Differential clock input selected by CLK_SEL1, SEL1 and SEL2.
/HSTL_CLKB
Canbeleftfloatingifnotselected.Floatinginput,ifselected
produces an indeterminate output. HSTL input signal requires
externaltermination50-to-GND.
8,9
LVPECL_CLKA Input LVPECL
75k
DifferentialclockinputselectedbyCLK_SEL1,SEL1andSEL2.
/LVPECL_CLKA
pull-down Canbeleftfloating.Floatinginput,ifselectedproducesaLOW
at output. Requires external termination. See Figure 1.
12,13
LVPECL_CLKB Input LVPECL
75k
DifferentialclockinputselectedbyCLK_SEL2,SEL1andSEL2.
/LVPECL_CLKB
pull-down Requires external termination. See Figure 1.
7
CLK_SEL1
Input
LVTTL/
11k
SelectsHSTL_CLKAinputwhenLOWandLVPECL_CLKA
CMOS
Pull-up
input when HIGH.
14
CLK_SEL2
Input
LVTTL/
11k
SelectsHSTL_CLKBinputwhenLOWandLVPECL_CLKB
CMOS
Pull-up
input when HIGH.
16
SEL1
Input
LVTTL/
11k
SelectsinputsourceCLKAwhenLOWandCLKB
CMOS
Pull-up
when HIGH for outputs Q0 – Q9 and /Q0 – /Q9.
1
SEL2
Input
LVTTL/
11k
SelectsinputsourceCLKAwhenLOWandCLKB
CMOS
Pull-up
when HIGH for outputs Q10 – Q19 and /Q10 – /Q19.
11
OE1
Input
LVTTL/
11k
Enableinputsynchronizedinternallytopreventglitchingofthe
CMOS
Pull-up
Q0 – Q9 and /Q0 – /Q9 outputs.
15
OE2
Input
LVTTL/
11k
Enableinputsynchronizedinternallytopreventglitchingofthe
CMOS
Pull-up
Q10 – Q19 and /Q10 – /Q19 outputs.
4
VCCI
Power
Core VCC connected to 3.3V supply. Bypass with 0.1F in
parallelwith0.01FlowESRcapacitorsasclosetoVCCpinsas
possible.
17, 32, 33,
VCCO
Power
Output buffer VCC connected to 1.8V nominal supply. All VCCO
40, 41, 48, 49, 64
pins should be connected together on the PCB. Bypass with
0.1F in parallel with 0.01F low ESR capacitors as close to
VCCO pins as possible.
10
GND
Power
Ground.
63, 61, 59, 57, 55
Q0 – Q9
Output
HSTL
Differential clock outputs from CLKA when SEL1 = LOW and
53, 51, 47, 45, 43
fromCLKBwhenSEL1=HIGH.HSTLoutputs(Qand/Q)must
beterminatedwith50-to-GND.Qoutputsarestaticwhen
OE1=LOW.Unusedoutputpairsmaybeleftfloating.
62, 60, 58, 56, 54
/Q0 – /Q9
Output
HSTL
Differential clock outputs (complement) from CLKA when SEL1 =
52, 50, 46, 44, 42
LOW and from CLKB when SEL1 = HIGH. HSTL outputs (Q and
/Q)mustbeterminatedwith50-to-GND./Qoutputsarestatic
HIGH when OE1 = LOW. Unused output pairs may be left
floating.
39, 37, 35, 31, 29
Q10 – Q19
Output
HSTL
Differential outputs from CLKA when SEL2 = LOW and from
27, 25, 23, 21, 19
CLKB when SEL2 = HIGH. HSTL outputs (Q and /Q) must be
terminatedwith50-to-GND.QoutputsarestaticLOWwhen
OE2=LOW.Unusedoutputpairsmaybeleftfloating.
38, 36, 34, 30, 28
/Q10 – /Q19
Output
HSTL
Differentialoutputs(complement)fromCLKAwhenSEL2=LOW
26, 24, 22, 20, 18
and from CLKB when SEL2 = HIGH. HSTL outputs (Q and /Q)
mustbeterminatedwith50-to-GND./QoutputsarestaticHIGH
whenOE2=LOW.Unusedoutputpairsmaybeleftfloating.
相关PDF资料 |
PDF描述 |
|---|---|
| M3DDK-1436R | IDC CABLE - MKR14K/MC14M/MKR14K |
| VE-20X-EX | CONVERTER MOD DC/DC 5.2V 75W |
| KSZ8695X-EVAL | KIT EVAL KSZ8695X EXPERIMENT |
| 1906013-2 | CA 2.0MM OFNR 50/125,LC SEC BLU |
| L-14WR27JV4E | WIREWOUND INDUCTOR 270NH 0603 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CDB35L00 | 功能描述:音频 IC 开发工具 Mono Low Power Amplifier RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V |
| CDB35L00-X4 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:2.7 W x 4 CS35L00 Amplifier Demonstration Board |
| CDB36-A | 制造商:Panduit Corp 功能描述: |
| CDB37MM25 | 制造商:DigitHead Inc 功能描述:COMPUTERS |
| CDB-37PF | 制造商:HRS 制造商全称:HRS 功能描述:CD CRIMP TYPE CONNECTOR |
发布紧急采购，3分钟左右您将得到回复。