参数资料
型号: CDB8421
厂商: Cirrus Logic Inc
文件页数: 8/17页
文件大小: 0K
描述: BOARD EVAL FOR CS8421
标准包装: 1
主要目的: 音频,采样率转换器
嵌入式:
已用 IC / 零件: CS8421,CS8406,CS8416
主要属性: 带数字音频发射器和接收器的采样率转换器
次要属性: S/PDIF 接口
已供物品: 板,CD
产品目录页面: 759 (CN2011-ZH PDF)
相关产品: 598-1730-ND - IC SAMPLE RATE CONVERTER 20QFN
598-1126-5-ND - IC SAMPLE RATE CONVERTER 20TSSOP
其它名称: 598-1018
16
DS641F6
CS8421
4. APPLICATIONS
The CS8421 is a 32-bit, high-performance, monolithic CMOS stereo asynchronous sample-rate converter.
The digital audio data is input and output through configurable 3-wire serial ports. The digital audio input/output ports
offer Left-Justified, Right-Justified, and IS serial audio formats. The CS8421 also supports a TDM Mode which al-
lows multiple channels of digital audio data on one serial line. A Bypass Mode allows the data to be passed directly
to the output port without sample rate conversion.
The CS8421 does not require a control port interface, helping to speed design time by not requiring the user to de-
velop software to configure the part. Pins that are sensed after reset allow the part to be configured. See “Reset,
Target applications include digital recording systems (DVD-R/RW, CD-R/RW, PVR, DAT, MD, and VTR), digital mix-
ing consoles, high quality D/A, effects processors and computer audio systems.
Figure 5 and 6 show the supply and external connections to the CS8421.
4.1
Three-wire Serial Input/Output Audio Port
A 3-wire serial audio input/output port is provided. The interface format should be chosen to suit the attached device
through the MS_SEL, SAIF, and SAOF pins. Tables 1, 2, and 3 show the pin functions and their corresponding set-
tings. The following parameters are adjustable:
Master or Slave
Master clock (MCLK) frequencies of 128*Fsi/o, 256*Fsi/o, 384*Fsi/o, and 512*Fsi/o (Master Mode)
Audio data resolution of 16-, 20-, 24-, or 32-bits
Left- or Right-Justification of the data relative to left/right clock (LRCK) as well as IS
Figures 7, 8, and 9 show the input/output formats available.
In Master Mode, the left/right clock and the serial bit clock are outputs, derived from the XTI input pin master clock.
In Slave Mode, the left/right clock and the serial bit clock are inputs and may be asynchronous to the XTI master
clock. The left/right clock should be continuous, but the duty cycle can be less than 50% if enough serial clocks are
present in each phase to clock all of the data bits.
ISCLK is always set to 64*Fsi when the input is set to master. In normal operation, OSCLK is set to 64*Fso. In TDM
Slave Mode, OSCLK must operate at N*64*Fso, where N is the number of CS8421’s connected together. In TDM
Master Mode, OSCLK is set to 256*Fso
For more information about serial audio formats, refer to the Cirrus Logic applications note AN282, “The 2-Channel
Serial Audio Interface: A Tutorial”, available at www.cirrus.com.
相关PDF资料
PDF描述
H4PXH-1436M DIP CABLE - HDP14H/AE14M/X
GBM22DTBS-S189 CONN EDGECARD 44POS R/A .156 SLD
222A121-12-0 BOOT MOLDED
214A021-12-0 BOOT MOLDED
A2MXS-4006G ADM40S/AE40G/X
相关代理商/技术参数
参数描述
CDB8422 功能描述:界面开发工具 Eval Bd 192kHz SRC S/PDIF Receiver RoHS:否 制造商:Bourns 产品:Evaluation Boards 类型:RS-485 工具用于评估:ADM3485E 接口类型:RS-485 工作电源电压:3.3 V
CDB8427 功能描述:音频 IC 开发工具 Eval Bd 96kHz Dig. Audio Transcvr RoHS:否 制造商:Texas Instruments 产品:Evaluation Kits 类型:Audio Amplifiers 工具用于评估:TAS5614L 工作电源电压:12 V to 38 V
CDB8952 制造商:Cirrus Logic 功能描述:NOT RECOMMENDED FOR NEW DESIGNS - USE CDB8952T - Bulk 制造商:Cirrus Logic 功能描述:Tools Development kit Kit Con
CDB8952T 功能描述:以太网开发工具 Eval Bd 100BASE-TX/ 10BASE-T Transceiver RoHS:否 制造商:Micrel 产品:Evaluation Boards 类型:Ethernet Transceivers 工具用于评估:KSZ8873RLL 接口类型:RMII 工作电源电压:
CDB-9PF 制造商:HRS 制造商全称:HRS 功能描述:CD CRIMP TYPE CONNECTOR