- 您现在的位置：买卖IC网 > PDF目录366867 > CO561AD-S Ichip Internet Controller(Internet网络控制器) PDF资料下载
参数资料
| 型号： | CO561AD-S |
| 英文描述： | Ichip Internet Controller(Internet网络控制器) |
| 中文描述： | Ichip互联网控制器（互联网网络控制器） |
| 文件页数： | 18/39页 |
| 文件大小： | 1576K |
| 代理商： | CO561AD-S |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页
Pin Descriptions
iChip Plus CO561AD-D Datasheet 5-3
~UCS
Upper Chip Select (output, synchronous)
This pin indicates to the system that that a memory access is in progress to the Flash
memory.
Normally this pin should be Open.
HOLD
Bus Hold Request (input, synchronous, level sensitive)
This pin indicates to the iChip Plus that an external bus master needs control of the
local bus .
Normally this pin should connect to GND.
HLDA
Bus Hold Acknowledge (output , synchronous, level sensitive)
This pin asserted High to indicate to an external bus master that the iChip Plus has
release control of local bus. Normally this pin should be Open.
~LCS
Low memory Ram Chip Select (output, synchronous)
This pin indicates to the system that that a memory access is in progress to the Static Ram
memory. Normally this pin should be Open.
~RD
Read Strobe (output, synchronous, three-state)
This pin indicates to the system that the iChip Plus is performing a memory or I/O read
cycle. ~RD is guaranteed to not be asserted before the address and data bus is floated
during the address-to-data transition. ~RD floats during a bus hold condition.
~
RES
Reset (input, asynchronous, level-sensitive)
This pin requires the iChip Plus to perform a reset.
When ~RES is asserted, the iChip Plus immediately terminates its present activity
and clears its internal logic.
~RES must be held Low for at least 1 ms.
~RES can be asserted asynchronously to CLKO because ~RES is synchronized
internally. For proper initialization, VCC must be within specifications, and CLKO must
be stable for more than four CLKO periods during which RES is asserted. The iChip Plus
begins fetching instructions approximately 6.5 CLKO periods after ~RES is de-asserted.
This input is provided with a Schmidt trigger to facilitate power-on RES generation via
an RC network.
URTINT
Uart Interrupt (input , asynchronous)
This pin is for debugging only. It must be pulled up to Vcc with a 4.7K resistor.
相关PDF资料 |
PDF描述 |
|---|---|
| COM117HVT | 5.0 AMP POSITIVE VOLTAGE REGULATOR |
| COM117T | 5.0 AMP POSITIVE VOLTAGE REGULATOR |
| COM117T | (COTS) COMMERCIAL OFF-THE-SHELF 1.5 AMP POSITIVE ADJUSTABLE VOLTAGE REGULATOR IN TO-257 PACKAGE |
| COM137T | Three Terminal, Precision Adjustable Negative Voltage Regulator(三端精密可调负电压稳压器) |
| COM150T | Three Terminal, Adjustable Voltage, 3.0 Amp Precision Positive Regulator(3.0A,三端精密可调正电压稳压器) |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CO561AD-S/20PC-3 | 制造商:Connect One 功能描述:ICHIP |
| CO561AD-S/20PC-5 | 制造商:Connect One 功能描述:I Chip 68-Pin PLCC |
| CO5718L01P | 制造商:Lin Engineering 功能描述:STEPPER MOTOR, 2 PHASE, Coil Type:Bipolar, Torque Max:2.08N-m, No. of Phases:Two 制造商:Lin Engineering 功能描述:STEPPER MOTOR, 2 PHASE, Coil Type:Bipolar, Torque Max:2.08N-m, No. of Phases:Two, Inertia:2.6oz-in |
| CO5822 | 制造商:CANOPUS 制造商全称:CANOPUS 功能描述:Electret Condenser Microphone (ECM) |
| CO6 | 制造商:RALTRON 制造商全称:RALTRON 功能描述:THROUGH HOLE CLOCK OSCILLATORS-HCMOS COMPATIBLE |
发布紧急采购，3分钟左右您将得到回复。