- 您现在的位置：买卖IC网 > PDF目录16147 > CONV-ENCO-O4-N1 (Lattice Semiconductor Corporation)IP CORE CONVOLUT ENCODER ORCA 4 PDF资料下载
参数资料
| 型号： | CONV-ENCO-O4-N1 |
| 厂商： | Lattice Semiconductor Corporation |
| 文件页数： | 16/16页 |
| 文件大小： | 0K |
| 描述： | IP CORE CONVOLUT ENCODER ORCA 4 |
| 标准包装： | 1 |
| 系列： | * |
| 其它名称： | CONVENCOO4N1 |
Lattice Semiconductor
Convolutional Encoder User’s Guide
Appendix for ispXPGA ? FPGAs
Supplied Core Con?gurations
Table 6 shows the description of core con?gurations available in the standard evaluation package.
Table 6. Core Con?gurations for ispXPGA FPGAs
Con?guration #1
Constraint Length
Input Rate
Output Rate
Generator Polynomials
GP0 (Octal)
GP1 (Octal)
GP2 (Octal)
GP3 (Octal)
GP4 (Octal)
GP5 (Octal)
GP6 (Octal)
GP7 (Octal)
Punctured Data Support
Punctured Encoder
Puncture Pattern -PP0
Puncture Pattern -PP1
7
1
2
171
133
—
—
—
—
—
—
No
—
—
Supplied Netlist Con?gurations
The Ordering Part Number (OPN) for all con?gurations of this core in ispXPGA devices is CONV-ENCO-XP-N1.
Table 6 lists the netlist con?gurations that are available in the Evaluation Package for this core, which can be down-
loaded from the Lattice web site at www.latticesemi.com.
You can use the IPexpress software tool to help generate new con?gurations of this IP core. IPexpress is the Lattice
IP con?guration utility, and is included as a standard feature of the ispLEVER design tools. Details regarding the
usage of IPexpress can be found in the IPexpress and ispLEVER help system. For more information on the
ispLEVER design tools, visit the Lattice web site at: www.latticesemi.com/software.
Table 7. Performance and Resource Utilization 1
Con?guration
conv_enco_xp_1_001.lpc
XPGA
PFUs 2
6
LUT-4s
8
Registers
22
External
I/Os
7
sysMEM
EBRs
N/A
f MAX
(MHz)
510
Latency 3
3
1. Performance and utilization characteristics are generated using LFX1200B, package FE680, speed 4 in Lattice ispLEVER v.3.x software.
The evaluation version of this IP core only works on this speci?c device density, package, and speed grade.
2. Programmable Function Unit (PFU) is a standard logic block of Lattice FPGA devices. For more information, check the data sheet of the
device.
3. The latency values are for din to dout with din_valid is high whenever rfi is high. The din to dout latency relationship can be
explained as follows: For Non-punctured encoders, the latency value is 3 when Constraint Length is greater than 4 or else the value is 2. For
punctured encoders, the latency value is (Output Rate + 6) when Constraint Length is greater than 4 or else the value is (Output Rate + 4).
16
相关PDF资料 |
PDF描述 |
|---|---|
| GBC35DRXN | CONN EDGECARD 70POS DIP .100 SLD |
| DS1812-10+T&R | IC ECONORESET 5V P-P 10% TO92-3 |
| M3UEK-2618J | IDC CABLE - MKS26K/MC26G/MCE26K |
| M3CWK-2636R | IDC CABLE - MKC26K/MC26M/MPL26K |
| M3AWK-2636R | IDC CABLE - MSC26K/MC26M/MPL26K |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CONV-ENCO-XP-N1 | 功能描述:编码器、解码器、复用器和解复用器 Convolutional Encoder RoHS:否 制造商:Micrel 产品:Multiplexers 逻辑系列:CMOS 位数: 线路数量（输入/输出）:2 / 12 传播延迟时间:350 ps, 400 ps 电源电压-最大:2.625 V, 3.6 V 电源电压-最小:2.375 V, 3 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:QFN-44 封装:Tray |
| CONVERTER 350MA/48V 1-9LED | 制造商:Elektro Elco 功能描述: |
| CONVERTER LVP12-24 | 制造商:Elektro Elco 功能描述: |
| CONVERTER3P-SWITCHM12 | 制造商:Baumer Electric Ag 功能描述: |
| CONVEYORROLLER | 制造商:OMRON Electronic Components LLC 功能描述: |
发布紧急采购，3分钟左右您将得到回复。