- 您现在的位置：买卖IC网 > PDF目录380044 > COP8TAC9HLQ8 (NATIONAL SEMICONDUCTOR CORP) 8-Bit CMOS ROM Microcontroller with 2k or 4k Memory PDF资料下载
参数资料
| 型号： | COP8TAC9HLQ8 |
| 厂商： | NATIONAL SEMICONDUCTOR CORP |
| 元件分类： | 微控制器/微处理器 |
| 英文描述： | 8-Bit CMOS ROM Microcontroller with 2k or 4k Memory |
| 中文描述： | 8-BIT, FLASH, 15 MHz, MICROCONTROLLER, QCC44 |
| 封装： | LLP-44 |
| 文件页数： | 38/59页 |
| 文件大小： | 1128K |
| 代理商： | COP8TAC9HLQ8 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页当前第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页
15.0 WATCHDOG/Clock Monitor
(Continued)
TABLE 16. WATCHDOG Service Window
Select
(Continued)
WDSVR WDSVR
Clock
Bit 7
Bit 6
Monitor
1
0
x
1
1
x
x
x
0
x
x
1
Service Window
(Lower-Upper Limits)
256–32k t
C
Cycles
256–64k t
C
Cycles
Clock Monitor Disabled
Clock Monitor Enabled
15.1 CLOCK MONITOR
The Clock Monitor aboard the device can be selected or
deselected under program control. The Clock Monitor is
guaranteed not to reject the clock if the instruction cycle
clock (1/t
C
) is greater or equal to 10 kHz. This equates to a
clock input rate on CKI of greater or equal to 100 kHz.
15.2 WATCHDOG/CLOCK MONITOR OPERATION
The WATCHDOG is enabled by bit 2 of the Option Byte.
When this Option bit is 0, the WATCHDOG is enabled and
pin G1 becomes the WATCHDOG output with a weak pullup.
The WATCHDOG and Clock Monitor are disabled during
reset. The device comes out of reset with the WATCHDOG
armed, the WATCHDOG Window Select bits (bits 6, 7 of the
WDSVR Register) set, and the Clock Monitor bit (bit 0 of the
WDSVR Register) enabled. Thus, a Clock Monitor error will
occur after coming out of reset, if the instruction cycle clock
frequency has not reached a minimum specified value, in-
cluding the case where the oscillator fails to start.
The WDSVR register can be written to only once after reset
and the key data (bits 5 through 1 of the WDSVR Register)
must match to be a valid write. This write to the WDSVR
register involves two irrevocable choices: (i) the selection of
the WATCHDOG service window (ii) enabling or disabling of
the Clock Monitor. Hence, the first write to WDSVR Register
involves selecting or deselecting the Clock Monitor, select
the WATCHDOG service window and match the WATCH-
DOG key data. Subsequent writes to the WDSVR register
will compare the value being written by the user to the
WATCHDOG service window value and the key data (bits 7
through 1) in the WDSVR Register.
Table 17
shows the
sequence of events that can occur.
The user must service the WATCHDOG at least once before
the upper limit of the service window expires. The WATCH-
DOG may not be serviced more than once in every lower
limit of the service window. The user may service the
WATCHDOG as many times as wished in the time period
between the lower and upper limits of the service window.
The first write to the WDSVR Register is also counted as a
WATCHDOG service.
The WATCHDOG has an output pin associated with it. This
is the WDOUT pin, on pin 1 of the port G. WDOUT is active
low and must be externally connected to the RESET pin or to
some other external logic which handles WATCHDOG event.
The WDOUT pin has a weak pullup in the inactive state. This
pull-up is sufficient to serve as the connection to V
for
systems which use the internal Power On Reset. Upon
triggering the WATCHDOG, the logic will pull the WDOUT
(G1) pin low for an additional 16 t
–32 t
cycles after the
signal level on WDOUT pin goes below the lower Schmitt
trigger threshold. After this delay, the device will stop forcing
the WDOUT output low. The WATCHDOG service window
will restart when the WDOUT pin goes high.
AWATCHDOG service while the WDOUT signal is active will
be ignored. The state of the WDOUT pin is not guaranteed
on reset, but if it powers up low then the WATCHDOG will
time out and WDOUT will go high.
The Clock Monitor forces the G1 pin low upon detecting a
clock frequency error. The Clock Monitor error will continue
until the clock frequency has reached the minimum specified
value, after which the G1 output will go high following 16
t
C
–32 t
C
clock cycles. The Clock Monitor generates a con-
tinual Clock Monitor error if the oscillator fails to start, or fails
to reach the minimum specified frequency. The specification
for the Clock Monitor is as follows:
1/t
C
>
10 kHz—No clock rejection.
1/t
C
<
10 Hz—Guaranteed clock rejection.
TABLE 17. WATCHDOG Service Actions
Key
Data
Match
Don’t Care
Mismatch
Don’t Care
Window
Data
Match
Mismatch
Don’t Care
Don’t Care
Clock
Monitor
Match
Don’t Care
Don’t Care
Mismatch
Action
Valid Service: Restart Service Window
Error: Generate WATCHDOG Output
Error: Generate WATCHDOG Output
Error: Generate WATCHDOG Output
15.3 WATCHDOG AND CLOCK MONITOR SUMMARY
The following salient points regarding the WATCHDOG and
CLOCK MONITOR should be noted:
Both the WATCHDOG and CLOCK MONITOR detector
circuits are inhibited during RESET.
Following RESET, the WATCHDOG and CLOCK MONI-
TOR are both enabled, with the WATCHDOG having the
maximum service window selected.
The WATCHDOG service window and CLOCK MONI-
TOR enable/disable option can only be changed once,
during the initial WATCHDOG service following RESET.
The initial WATCHDOG service must match the key data
value in the WATCHDOG Service register WDSVR in
order to avoid a WATCHDOG error.
Subsequent WATCHDOG services must match all three
data fields in WDSVR in order to avoid WATCHDOG
errors.
The correct key data value cannot be read from the
WATCHDOG Service register WDSVR. Any attempt to
read this key data value of 01100 from WDSVR will read
as key data value of all 0’s.
The WATCHDOG detector circuit is inhibited during both
the HALT and IDLE modes.
C
www.national.com
38
相关PDF资料 |
PDF描述 |
|---|---|
| COP8TAC9 | 8-Bit CMOS Flash Microcontroller with 2k Byte or 4k Byte Memory |
| COP8TAB9CLQ8 | Dual General Purpose Low-Voltage Comparator 8-SOIC -40 to 85 |
| COP8TAB9CMW8 | Dual General Purpose Low-Voltage Comparator 8-SOIC -40 to 85 |
| COP8TAB9ELQ8 | Dual General Purpose Low-Voltage Comparator 8-TSSOP -40 to 85 |
| COP8TAB9EMW8 | Dual General Purpose Low-Voltage Comparator 8-TSSOP -40 to 85 |
相关代理商/技术参数 |
参数描述 |
|---|---|
| COP912C | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Microcontroller |
| COP912CH | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Microcontroller |
| COP912CH-XXX/N | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Microcontroller |
| COP912CH-XXX/WM | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Microcontroller |
| COP912C-XXX/N | 制造商:NSC 制造商全称:National Semiconductor 功能描述:8-Bit Microcontroller |
发布紧急采购，3分钟左右您将得到回复。