参数资料
| 型号： | CP82C54Z |
| 厂商： | Intersil |
| 文件页数： | 7/22页 |
| 文件大小： | 0K |
| 描述： | IC OSC PROG TIMER 8MHZ 24PDIP |
| 标准包装： | 15 |
| 类型： | 可编程计时器 |
| 频率： | 8MHz |
| 电源电压： | 4.5 V ~ 5.5 V |
| 电流 - 电源： | 10mA |
| 工作温度： | 0°C ~ 70°C |
| 封装/外壳： | 24-DIP（0.600"，15.24mm） |
| 包装： | 管件 |
| 供应商设备封装： | 24-PDIP |
| 安装类型： | 通孔 |
| 产品目录页面： | 1236 (CN2011-ZH PDF) |
15
Counter will be loaded with new count on the next CLK pulse
and counting will continue from there.
Operation Common To All Modes
Programming
When a Control Word is written to a Counter, all Control
Logic, is immediately reset and OUT goes to a known initial
state; no CLK pulses are required for this.
Gate
The GATE input is always sampled on the rising edge of
CLK. In Modes 0, 2, 3 and 4 the GATE input is level
sensitive, and logic level is sampled on the rising edge of
CLK. In modes 1, 2, 3 and 5 the GATE input is rising-edge
sensitive. In these Modes, a rising edge of Gate (trigger)
sets an edge-sensitive flip-flop in the Counter. This flip-flop
is then sampled on the next rising edge of CLK. The flip-flop
is reset immediately after it is sampled. In this way, a trigger
will be detected no matter when it occurs - a high logic level
does not have to be maintained until the next rising edge of
CLK. Note that in Modes 2 and 3, the GATE input is both
edge-and level-sensitive.
Counter
New counts are loaded and Counters are decremented on
the falling edge of CLK.
The largest possible initial count is 0; this is equivalent to 216
for binary counting and 104 for BCD counting.
The counter does not stop when it reaches zero. In Modes 0,
1, 4, and 5 the Counter “wraps around” to the highest count,
either FFFF hex for binary counting or 9999 for BCD
counting, and continues counting. Modes 2 and 3 are
periodic; the Counter reloads itself with the initial count and
continues counting from there.
N
NNN
0
3
0
2
0
1
0
FF
0
3
WR
CLK
GATE
OUT
CW = 1A LSB = 3
NN
N
0
3
0
2
0
3
0
2
0
1
N
NNN
0
3
0
2
0
1
0
FF
FE
WR
CLK
GATE
OUT
CW = 1A LSB = 3
WR
CLK
GATE
OUT
CW = 1A LSB = 3
N
NN
0
FF
LSB = 5
N
0
5
0
4
FIGURE 14. MODE 5
SIGNAL
STATUS
MODES
LOW OR
GOING LOW
RISING
HIGH
0
Disables Counting
-
Enables Counting
1
-
1) Initiates
Counting
2) Resets output
after next clock
-
2
1) Disables
counting
2) Sets output
immediately high
Initiates Counting Enables Counting
3
1) Disables
counting
2) Sets output
immediately high
Initiates Counting Enables Counting
4
1) Disables
Counting
-
Enables Counting
5
-
Initiates Counting
-
FIGURE 15. GATE PIN OPERATIONS SUMMARY
MODE
MIN COUNT
MAX COUNT
010
110
220
320
410
510
NOTE: 0 is equivalent to 216 for binary counting and 104 for BCD
counting.
FIGURE 16. MINIMUM AND MAXIMUM INITIAL COUNTS
82C54
相关PDF资料 |
PDF描述 |
|---|---|
| VE-B6J-IU | CONVERTER MOD DC/DC 36V 200W |
| NBXSPA008LN1TAG | IC CLK XO 161.1328MHZ 6CLCC |
| VE-B63-IU | CONVERTER MOD DC/DC 24V 200W |
| NBXSBA023LN1TAG | IC CLK XO LVPECL 400MHZ 6CLCC |
| VE-B62-IU | CONVERTER MOD DC/DC 15V 200W |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CP82C55A | 功能描述:外围驱动器与原件 - PCI PERIPH PRG-I/O 5V 8M HZ 40PDIP COM RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| CP82C55A-5 | 功能描述:外围驱动器与原件 - PCI PERIPH PRG-I/O 5V 5MHZ COM RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| CP82C55A-5S2469 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| CP82C55A-5Z | 功能描述:外围驱动器与原件 - PCI W/ANNEAL PERIPH PRG- I/O 5V 5MHZ COM RoHS:否 制造商:PLX Technology 工作电源电压: 最大工作温度: 安装风格:SMD/SMT 封装 / 箱体:FCBGA-1156 封装:Tray |
| CP82C55AR2489 | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
发布紧急采购，3分钟左右您将得到回复。