![](http://datasheet.mmic.net.cn/350000/CS4215-KL_datasheet_16544922/CS4215-KL_21.png)
DATA MODE
The data mode is used during conversions to
pass digital data between the CS4215 and exter-
nal devices. The frame sync rate is equal to the
value of the conversion frequency set by the
DFR2-DFR0 bits of the Data Format register.
Each frame has either 64, 128, or 256 bit times
depending on the BSEL bits in the Serial Con-
trol register. Control of gain, attenuation, input
selection and output muting are embedded in the
data stream.
Data Formats
All time slots contain 8 bits. The MSB of the
data is transmitted/received first. The CS4215
data registers have the functions and time slot as-
signments shown in Table 2. The register address
is the time slot number when D/C is 1. The
SDOUT pin goes into a high-impedance state
prior to time slot 1 and after Time Slot 8 (see
Figure 12).
The CS4215 supports four audio data formats:
16-bit 2’s-complement linear, 8-bit unsigned lin-
ear, 8-bit A-Law, and 8-bit
μ
-Law. Figure 13
illustrates the transfer characteristic for 16-bit
and 8-bit linear formats. Note that a digital code
SCLK
1
2
64
128
2
65 66
1
TSOUT B
SDIN
D/C
_
Data to A
Data to B
Data to A
3
4
67 68
3
4
FSYNC,
TSIN A
TSOUT A,
TSIN B
128
69
Data from A
Data from B
Data from A
SDOUT
Data Mode
Figure 12. Data Mode Timing for 2 CS4215’s
0
+FS
-FS
A
0
65
128
191
255
DIGITAL CODE
8-bit
unsigned:
2’16-bit
-16384
0
16384
32767
Figure 13. Linear Data Formats
Time slot
1
2
3
4
5
6
7
8
Description
Left Audio MS8 bits
Left Audio LS8 bits
Right Audio MS8 bits
Right Audio LS8 bits
Output Setting
Output Setting
Input Setting
Input Setting
Table 2. Data Registers
CS4215
DS76F2
21