参数资料
| 型号： | CS42L55-DNZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 19/68页 |
| 文件大小： | 0K |
| 描述： | IC CODEC STER H-HDPN AMP 36-QFN |
| 标准包装： | 6,000 |
| 类型： | 立体声音频 |
| 数据接口： | 串行 |
| 分辨率（位）： | 24 b |
| ADC / DAC 数量： | 1 / 1 |
| 三角积分调变： | 是 |
| 动态范围，标准 ADC / DAC (db)： | 95 / 99 |
| 电压 - 电源，模拟： | 1.65 V ~ 2.71 V |
| 电压 - 电源，数字： | 1.65 V ~ 2.71 V |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 36-QFN |
| 供应商设备封装： | 36-QFN-EP（5x5） |
| 包装： | 带卷 (TR) |
| 配用： | 598-1506-ND - BOARD EVAL FOR CS42L55 CODEC |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页第18页当前第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页第51页第52页第53页第54页第55页第56页第57页第58页第59页第60页第61页第62页第63页第64页第65页第66页第67页第68页
MIC3000
Micrel
M9999-101204
26
October 2004
Event
Condition
MIC3000 Response
Temperature high alarm
TEMP > TMAX
Set ALARM0[7]
Temperature low alarm
TEMP < TMIN
Set ALARM0[6]
Voltage high alarm
VIN > VMAX
Set ALARM0[5]
Voltage low alarm
VIN < VMIN
Set ALARM0[4]
TX bias high alarm
IBIAS > IBMAX
Set ALARM0[3]
TX bias low alarm
IBIAS < IBMIN
Set ALARM0[2]
TX power high alarm
TXOP > TXMAX
Set ALARM0[1]
TX power low alarm
TXOP < TXMIN
Set ALARM0[0]
RX power high alarm
RXOP > RXMAX
Set ALARM1[7]
RX power low alarm
RXOP < RXMIN
Set ALARM1[6]
Temperature high warning
TEMP > THIGH
Set WARN0[7]
Temperature low warning
TEMP < TLOW
Set WARN0[6]
Voltage high warning
VIN > VHIGH
Set WARN0[5]
Voltage low warning
VIN < VLOW
Set WARN0[4]
TX bias high warning
IBIAS > IBHIGH
Set WARN0[3]
TX bias low warning
IBIAS < IBLOW
Set WARN0[2]
TX power high warning
TXOP > TXHIGH
Set WARN0[1]
TX power low warning
TXOP < TXLOW
Set WARN0[0]
RX power high warning
RXOP > RXHIGH
Set WARN1[7]
RX power low warning
RXOP < RXLOW
Set WARN1[6]
Table 17. MIC3000 Events
Alarms and Warning Flags
There are twenty different conditions that will cause the
MIC3000 to set one of the bits in the WARNx or ALARMx
registers. These conditions are listed in Table 17. The less
critical of these events generate warning flags by setting a bit
in WARN0 or WARN1. The more critical events cause bits to
be set in ALARM0 or ALARM1.
An event occurs when any alarm or warning condition be-
comes true. Each event causes its corresponding status bit
in ALARM0, ALARM1, WARN0, or WARN1 to be set. This
action cannot be masked by the host. The status bit will
remain set until the host reads that particular status register,
a power on-off cycle occurs, or the host toggles TXDISABLE.
If TXDISABLE is asserted at any time during normal opera-
tion, A/D conversions continue. The A/D results for all param-
eters will continue to be reported. All events will be reported
in the normal way. If they have not already been individually
cleared by read operations, when TXDISABLE is deasserted,
all status registers will be cleared.
Control and Status I/O
The logic for the transceiver control and status I/O is shown
schematically in Figure 13. Note that the internal drivers on
RXLOS, RATE_SELECT, and TXFAULT are all open-drain.
These signals may be driven either by the internal logic or
external drivers connected to the corresponding MIC3000
pins. In any case, the signal level appearing at the pins of the
MIC3000 will be reported in the control register status bits.
Note that the control bits for TX_DISABLE and RATE_SELECT
and the status bits for TXFAULT and RXLOS do not meet the
timing requirements specified in the SFP MSA or the GBIC
Specification, revision 5.5 (SFF-8053) for the hardware sig-
nals. The speed of the serial interface limits the rate at which
these functions can be manipulated and/or reported. The
response time for the control and status bits is given in the
“Electrical Characteristics” section.
相关PDF资料 |
PDF描述 |
|---|---|
| CS42L73-CWZR | IC CODEC AUDIO TELEPHONY 64WLCSP |
| CS47028B-DQZR | IC AUDIO SOC SGL 32BIT 100-LQFP |
| CS48DV2A-DQZR | IC DSP AUDIO 32BIT 2CH 48-LQFP |
| CS48DV2B-DQZR | IC DSP AUDIO 32BIT 2CH 48-LQFP |
| CS495314-DVZ | IC DSP DECODER 32BIT 128-LQFP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS42L56-CNZ | 功能描述:接口—CODEC IC 24Bit UltraLowPwr Ster Codec w/clH HP RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| CS42L56-CNZR | 功能描述:接口—CODEC IC 24Bit UltraLowPwr Ster CD w/clH HP RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| CS42L56-DNZ | 功能描述:接口—CODEC IC 24Bit UltraLowPwr Ster CD w/clH HP RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| CS42L56-DNZR | 功能描述:接口—CODEC 24Bit Ultra LowPower Ster CD w/clH HP RoHS:否 制造商:Texas Instruments 类型: 分辨率: 转换速率:48 kSPs 接口类型:I2C ADC 数量:2 DAC 数量:4 工作电源电压:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作温度:+ 85 C 安装风格:SMD/SMT 封装 / 箱体:DSBGA-81 封装:Reel |
| CS42L73 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:Ultra Low Power Mobile Audio and Telephony CODEC |
发布紧急采购，3分钟左右您将得到回复。