- 您现在的位置：买卖IC网 > PDF目录26509 > CS4354-CSZ (CIRRUS LOGIC INC) PDF资料下载
参数资料
| 型号： | CS4354-CSZ |
| 厂商： | CIRRUS LOGIC INC |
| 元件分类： | DAC |
| 中文描述： | SERIAL INPUT LOADING, 24-BIT DAC, PDSO14 |
| 封装： | 0.150 INCH, LEAD FREE, MS-012, SOIC-14 |
| 文件页数： | 6/26页 |
| 文件大小： | 414K |
| 代理商： | CS4354-CSZ |
14
DS895PP1
CS4354
4.4
Serial Clock
The serial clock controls the shifting of data into the input data buffers. The CS4354 supports both external
and internal serial clock generation modes. Refer to Figure 6 for a diagram of the IS data format.
In order to support selectable de-emphasis without a dedicated pin, pin 5 (SCLK/DEM) functions both as
a serial clock input and a de-emphasis select. In typical applications where de-emphasis is not required,
the SCLK/DEM pin is the input for an external serial clock - this is known as the External Serial Clock
Mode. To enable de-emphasis selection, the Internal Serial Clock Mode has to be used. Sections 4.4.1
and 4.4.2 describe this feature in detail.
4.4.1
External Serial Clock Mode
The CS4354 will enter the External Serial Clock Mode when 16 low to high transitions are detected on the
SCLK/DEM pin during any phase of the LRCK period. When this mode is enabled, the Internal Serial
Clock Mode and de-emphasis filter are disabled (see Figure 9 for flow diagram).
In the External Serial Clock Mode, the CS4354 will support up to 24-bit IS data, with data valid on the
rising edge of SCLK.
4.4.2
Internal Serial Clock Mode
The CS4354 will switch to Internal Serial Clock Mode if no low to high transitions are detected on the
SCLK/DEM pin for 2 consecutive frames of LRCK (see Figure 9 for flow diagram). In the Internal Serial
Clock Mode, the serial clock is internally derived and synchronous with MCLK and LRCK. The
SCLK/LRCK frequency ratio is either 32, 48, or 64 depending on the speed mode and MCLK frequency.
Operation in this mode is identical to operation with an external serial clock synchronized with LRCK. This
mode allows access to the digital de-emphasis function. Refer to Table 5 for details (all frequencies listed
as multiples of LRCK frequency).
Table 5. Internal SCLK Frequencies
4.4.2.1
De-Emphasis Control
The device includes on-chip digital de-emphasis. Figure 7 shows the de-emphasis curve for Fs equal to
44.1 kHz. The frequency response of the de-emphasis curve scales with changes in the sample rate, Fs.
The de-emphasis error will increase for sample rates other than 44.1 kHz.
When the SCLK/DEM pin is connected to VL (internal SCLK mode), the 44.1 kHz de-emphasis filter is
activated. When the SCLK/DEM pin is connected to GND, the de-emphasis filter is disabled. For more
information see “Internal Serial Clock Mode” on page 14.
De-emphasis selection is disabled in the external SCLK mode.
Speed Mode
MCLK =
128x
192x
256x
384x
512x
768x
1024x
SSM
-
64x
48x
64x
DSM
-
48x
--
---
QSM
-
32x
-
LR C K
SC LK
Left C ha nnel
Rig ht C hannel
SDIN
+3 +2 +1
+5 +4
MSB
-1 -2 -3 -4 -5
+3 +2 +1
+5 +4
-1 -2 -3 -4
MSB
LSB
Figure 6. CS4354 Data Format (IS)
相关PDF资料 |
PDF描述 |
|---|---|
| CS47028C-DQZ | |
| CS47048C-CQZ | |
| CS47024C-CQZ | |
| CS47048C-DQZ | |
| CS47028C-CQZ | |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4354-CSZR | 制造商:Cirrus Logic 功能描述:5V DAC W/ 2VRMS LINE DRIVER - Tape and Reel 制造商:Cirrus Logic 功能描述:DAC 制造商:Cirrus Logic 功能描述:IC DAC 24BIT SRL 14SOIC |
| CS4355-CSZ | 制造商:Cirrus Logic 功能描述:5-V STEREO DAC WITH 2-VRMS GROUND-CENTERED OUTPUT - Bulk 制造商:Cirrus Logic 功能描述:DAC |
| CS4355-CSZR | 制造商:Cirrus Logic 功能描述:5-V STEREO DAC WITH 2-VRMS GROUND-CENTERED OUTPUT - Tape and Reel 制造商:Cirrus Logic 功能描述:DAC |
| CS4-36 | 制造商:SUPERWORLD 制造商全称:Superworld Electronics 功能描述:POWER TRANSFORMER |
| CS4360 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:24-Bit, 192 kHz 6 Channel D/A Converter |
发布紧急采购，3分钟左右您将得到回复。