参数资料
| 型号： | CS4364-CQZR |
| 厂商： | Cirrus Logic Inc |
| 文件页数： | 18/50页 |
| 文件大小： | 0K |
| 描述： | IC DAC 103DB 24BIT 6CH 48-LQFP |
| 标准包装： | 2,000 |
| 位数： | 24 |
| 数据接口： | 串行 |
| 转换器数目： | 8 |
| 电压电源： | 模拟和数字 |
| 功率耗散（最大）： | 520mW |
| 工作温度： | -40°C ~ 85°C |
| 安装类型： | 表面贴装 |
| 封装/外壳： | 48-LQFP |
| 供应商设备封装： | 48-LQFP（7x7） |
| 包装： | 带卷 (TR) |
| 输出数目和类型： | 8 电压，单极 |
| 采样率（每秒）： | 216k |
| 配用： | CDB4364-ND - EVALUATION BOARD FOR CS4364 |
第1页第2页第3页第4页第5页第6页第7页第8页第9页第10页第11页第12页第13页第14页第15页第16页第17页当前第18页第19页第20页第21页第22页第23页第24页第25页第26页第27页第28页第29页第30页第31页第32页第33页第34页第35页第36页第37页第38页第39页第40页第41页第42页第43页第44页第45页第46页第47页第48页第49页第50页
DS619F1
25
CS4364
4.7
ATAPI Specification
The CS4364 implements the channel mixing functions of the ATAPI CD-ROM specification. The
ATAPI functions are applied per A-B pair. Refer to Table 9 on page 41 and Figure 17 for additional informa-
tion.
4.8
Direct Stream Digital (DSD) Mode
In Software Mode the DSD/PCM bits (Reg. 02h) are used to configure the device for DSD mode. The
DSD_DIF bits (Reg 04h) then control the expected DSD rate and MCLK ratio.
The DIR_DSD bit (Reg 04h) selects between two proprietary methods for DSD to analog conversion. The
first method uses a decimation free DSD processing technique which allows for features such as matched
PCM level output, DSD volume control, and 50kHz on chip filter. The second method sends the DSD data
directly to the on-chip switched-capacitor filter for conversion (without the above mentioned features).
The DSD_PM_EN bit (Reg. 04h) selects Phase Modulation (data plus data inverted) as the style of data
input. In this mode the DSD_PM_Mode bit selects whether a 128Fs or 64x clock is used for phase modu-
lated 64x data (see Figure 18). Use of Phase Modulation Mode may not directly effect the performance of
the CS4364, but may lower the sensitivity to board level routing of the DSD data signals.
The CS4364 can detect errors in the DSD data which does not comply with the SACD specification. The
STATIC_DSD and INVALID_DSD bits (Reg. 04h) allow the CS4364 to alter the incoming invalid DSD data.
Depending on the error, the data may either be attenuated or replaced with a muted DSD signal (the
MUTEC pins would be set according to the DAMUTE bit (Reg. 08h)).
More information for any of these register bits can be found in the “Parameter Definitions” on page 47.
The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation
index) at full rated performance. Signals of +3 dB-SACD may be applied for brief periods of time however,
performance at these levels is not guaranteed. If sustained +3 dB-SACD levels are required, the digital vol-
ume control should be set to -3.0 dB. This same volume control register affects PCM output levels. There
is no need to change the volume control setting between PCM and DSD in order to have the 0 dB output
levels match (both 0 dBFS and 0 dB-SACD will output at -3 dB in this case).
ΣΣ
A Channel
Volume
Control
Aout Ax
AoutBx
Left Channel
Audio Data
Right Channel
Audio Data
BChannel
Volume
Control
MUTE
SDINx
Figure 17. ATAPI Block Diagram (x = channel pair 1, 2, or 3)
相关PDF资料 |
PDF描述 |
|---|---|
| CS4382A-DQZ | IC DAC 8CH 114DB 192KHZ 48-LQFP |
| CS4384-CQZR | IC DAC 8CH 103DB 192KHZ 48-LQFP |
| CS4385-DQZR | IC DAC 8CH 114DB 192KHZ 48-LQFP |
| CS4391A-KZZR | IC DAC 24BIT 192KHZ W/VC 20TSSOP |
| CS4392-KZZ | IC DAC 24BIT 192KHZ W/VC 20TSSOP |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS4364-DQZ | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:103 dB, 192 kHz 6-Channel D/A Converter |
| CS4364-DQZR | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:103 dB, 192 kHz 6-Channel D/A Converter |
| CS4365 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz 6-Channel D/A Converter |
| CS4365_07 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz 6-Channel D/A Converter |
| CS4365_08 | 制造商:CIRRUS 制造商全称:Cirrus Logic 功能描述:114 dB, 192 kHz 6-Channel D/A Converter |
发布紧急采购，3分钟左右您将得到回复。