参数资料
| 型号： | CS5208-1GT3 |
| 厂商： | ON Semiconductor |
| 文件页数： | 5/8页 |
| 文件大小： | 0K |
| 描述： | IC REG LDO ADJ 8A TO220-3 |
| 产品变化通告： | Product Obsolescence 01/Apr/2004 |
| 标准包装： | 50 |
| 稳压器拓扑结构： | 正，可调式 |
| 输出电压： | 1.25 V ~ 4.5 V |
| 输入电压： | 最高 6V |
| 电压 - 压降（标准）： | 0.96V @ 8A |
| 稳压器数量： | 1 |
| 电流 - 输出： | 8A |
| 电流 - 限制（最小）： | 8.1A |
| 工作温度： | 0°C ~ 70°C |
| 安装类型： | 通孔 |
| 封装/外壳： | TO-220-3 |
| 供应商设备封装： | TO-220AB |
| 包装： | 管件 |
| 其它名称： | CS5208-1GT3OS |
CS5208 ? 1
APPLICATION NOTES
VOUT + VREF
) R2
IAdj
THEORY OF OPERATION
The CS5208 ? 1 linear regulator has a composite
PNP ? NPN output stage that requires an output capacitor for
stability. A detailed procedure for selecting this capacitor is
included in the Stability Considerations section.
ADJUSTABLE OPERATION
Design Guidelines
This LDO adjustable regulator has an output voltage
range of 1.25 V to 4.5 V. An external resistor divider sets the
output voltage as shown in Figure 11. The regulator ’s
voltage sensing error amplifier maintains a fixed 1.25 V
reference between the output pin and the adjust pin.
A resistor divider network R 1 and R 2 causes a fixed current
to flow to ground. This current creates a voltage across R 2 that
adds to the 1.25 V across R 1 and sets the overall output
voltage. The adjust pin current (typically 50 μ A) also flows
through R 2 and adds a small error that should be taken into
account if precise adjustment of V OUT is necessary. The
output voltage is set according to the formula:
R1 ) R2
R1
The term I Adj × R 2 represents the error added by the adjust
pin current.
R 1 is chosen so that the minimum load current is at least
10 mA. R 1 and R 2 should be of the same composition for best
tracking over temperature. The divider resistors should be
placed as close to the IC as possible and connected to the
output with a seperate metal trace.
OTHER ADJUSTABLE OPERATION CONSIDERATIONS
The CS5208 ? 1 linear regulator has an absolute maximum
specification of 6.0 V for the voltage difference between V IN
and V OUT . However, the IC may be used to regulate voltages
in excess of 6.0 V. The main considerations in such a design
are power ? up and short circuit capability.
In most applications, ramp ? up of the power supply to V IN
is fairly slow, typically on the order of several tens of
milliseconds, while the regulator responds in less than one
microsecond. In this case, the linear regulator begins
charging the output capacitor as soon as the V IN to V OUT
differential is large enough that the pass transistor conducts
current. V OUT is essentially at ground, and V IN is on the
order of several hundred millivolts, so the pass transistor is
in dropout. As V IN increases, the pass transistor will remain
in dropout, and current is passed to the load until V OUT is in
regulation. Further increase in V IN brings the pass transistor
out of dropout. The result is that the output voltage follows
the power supply ramp ? up, staying in dropout until the
regulation point is reached. In this manner, any output
voltage may be regulated. There is no theoretical limit to the
regulated voltage as long as the V IN to V OUT differential of
6.0 V is not exceeded.
However, the maximum ratings of the IC will be exceeded
in a short circuit condition. Short circuit conditions will result
in the immediate operation of the pass transistor outside of its
safe operating area. Over ? voltage stresses will then cause
destruction of the pass transistor before overcurrent or
thermal shutdown circuitry can become active. Additional
circuitry may be required to clamp V IN to V OUT differential
to less than 6.0 V if failsafe operation is required. One
V IN
V OUT
possible clamp circuit is illustrated in Figure 12; however, the
CS5208 ? 1
Adj
R 1
R 2
design of clamp circuitry must be done on an application by
application basis. Care must be taken to ensure the clamp
actually protects the design. Components used in the clamp
design must be able to withstand the short circuit conditions
indefinitely while protecting the IC.
EXTERNAL SUPPLY
Figure 11.
While not required, a bypass capacitor connected between
the adjust pin and ground will improve transient response
and ripple rejection. A 0.1 μ F tantalum capacitor is
recommended for “first cut” design. Value and type may be
varied to optimize performance vs price.
V IN
V OUT
V Adj
Figure 12.
http://onsemi.com
5
相关PDF资料 |
PDF描述 |
|---|---|
| CS5253B-8GDPR5G | IC REG LDO 2.5V 3A D2PAK-5 |
| CS5301GDWR32G | IC REG CTRLR BUCK PWM 32-SOIC |
| CS8126-1YDPSR7G | IC REG LDO 5V .5A D2PAK-7 |
| CS8147YTHA5 | IC REG LDO 10V/5V TO220-5 |
| CS8182YDFR8G | IC REG LDO ADJ .2A 8SOIC |
相关代理商/技术参数 |
参数描述 |
|---|---|
| CS-5208-1T3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Positive Adjustable Voltage Regulator |
| CS-5208A-1T3 | 制造商:未知厂家 制造商全称:未知厂家 功能描述:Positive Adjustable Voltage Regulator |
| CS5210-1 | 制造商:CHERRY 制造商全称:CHERRY 功能描述:10A LDO 3-Pin Adjustable Linear Regulator |
| CS5210-1/D | 制造商:未知厂家 制造商全称:未知厂家 功能描述:10A LDO 3-Pin Adjustable Linear RegulatorDescription |
| CS5210-1GT3 | 制造商:CHERRY 制造商全称:CHERRY 功能描述:10A LDO 3-Pin Adjustable Linear Regulator |
发布紧急采购，3分钟左右您将得到回复。